数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC7410PCPNS 数据表(PDF) 22 Page - NXP Semiconductors

部件名 MPC7410PCPNS
功能描述  MPC7410 RISC Microprocessor Hardware Specifications
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MPC7410PCPNS 数据表(HTML) 22 Page - NXP Semiconductors

Back Button MPC7410PCPNS Datasheet HTML 18Page - NXP Semiconductors MPC7410PCPNS Datasheet HTML 19Page - NXP Semiconductors MPC7410PCPNS Datasheet HTML 20Page - NXP Semiconductors MPC7410PCPNS Datasheet HTML 21Page - NXP Semiconductors MPC7410PCPNS Datasheet HTML 22Page - NXP Semiconductors MPC7410PCPNS Datasheet HTML 23Page - NXP Semiconductors MPC7410PCPNS Datasheet HTML 24Page - NXP Semiconductors MPC7410PCPNS Datasheet HTML 25Page - NXP Semiconductors MPC7410PCPNS Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 56 page
background image
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
22
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 11 provides the AC test load for TDO and the boundary-scan outputs of the MPC7410.
Figure 11. Alternate AC Test Load for the JTAG Interface
Figure 12 provides the JTAG clock input timing diagram.
Figure 12. JTAG Clock Input Timing Diagram
TRST assert time
tTRST
25
ns
2
Input setup times:
Boundary-scan data
TMS, TDI
tDVJH
tIVJH
4
0
ns
3
Input hold times:
Boundary-scan data
TMS, TDI
tDXJH
tIXJH
20
25
ns
3
Valid times:
Boundary-scan data
TDO
tJLDV
tJLOV
4
4
20
25
ns
4
TCK to output high impedance:
Boundary-scan data
TDO
tJLDZ
tJLOZ
3
3
19
9
ns
4, 5
5
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal
in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-
Ω load
(see Figure 11). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
3. Non-JTAG signal input timing with respect to TCK.
4. Non-JTAG signal output timing with respect to TCK.
5. Guaranteed by design and characterization.
Table 11. JTAG AC Timing Specifications (Independent of SYSCLK) 1 (continued)
At recommended operating conditions (see Table 3)
Parameter
Symbol
Min
Max
Unit
Notes
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
TCLK
VM
VM
VM
VM = Midpoint Voltage (OVDD/2)
tTCLK
tJR
tJF
tJHJL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com