| 数据搜索系统,热门电子元器件搜索 |
|
USB7002 数据表(PDF) 19 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB7002 数据表(HTML) 19 Page - Microchip Technology |
|
19 / 56 page ![]() 2022 Microchip Technology Inc. and its subsidiaries DS00002670G-page 19 USB7002 DP1_DISCHARGE I/O12 Port 1 DISCHARGE enable PRT_CTL4 I/O12 (PU) Port 4 power enable / overcurrent sense When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 4. This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control. Note: This signal controls both the USB 2.0 and USB 3.2 portions of the port. PRT_CTL3 I/O12 (PU) Port 3 power enable / overcurrent sense When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 3. This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control. Note: This signal controls both the USB 2.0 and USB 3.2 portions of the port. PRT_CTL2 I/O12 (PU) Port 2 power enable / overcurrent sense When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 2. This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control. Note: This signal controls both the USB 2.0 and USB 3.2 portions of the port. PRT_CTL1 I/O12 (PU) Port 1 power enable / overcurrent sense When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 1. This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control. Note: This signal controls both the USB 2.0 and USB 3.2 portions of the port. GPIOx I/O12 General Purpose Inputs/Outputs (x = 70-71, 76, 78, 82-83, 90-95) TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED) Function Buffer Type Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |