ADN4621 datasheet(4/24 Pages) AD

4 / 24 page

Data Sheet

ADN4620/ADN4621

SPECIFICATIONS

analog.com

Rev. 0 | 4 of 24

RECEIVER INPUT THRESHOLD TEST VOLTAGES

Table 2. Test Voltages for Receiver Operation

Applied Voltages

Input Voltage, Differential, VID (V)

Input Voltage, Common-Mode, VIC (V)

Driver Output, Differential VOD (mV)

DINx+ (V)

DINx− (V)

1.25

1.15

0.1

1.2

>250

1.15

1.25

−0.1

+1.2

<−250

2.4

2.3

0.1

2.35

>250

2.3

2.4

−0.1

+2.35

<−250

0.1

0.05

>250

0.1

−0.1

+0.05

<−250

1.5

0.9

0.6

1.2

>250

0.9

1.5

−0.6

+1.2

<−250

2.4

1.8

0.6

2.1

>250

1.8

2.4

−0.6

+2.1

<−250

0.6

0.3

>250

0.6

−0.6

+0.3

<−250

TIMING SPECIFICATIONS

For all minimum and maximum specifications, VDD1 = VDD2 = 1.7 V to 1.9 V and TA = −40°C to +125°C, unless otherwise noted. For all typical

specifications, VDD1 = VDD2 = 1.8 V and TA = 25°C. For all specifications, REFRESH1 = VDD1 and REFRESH2 = VDD2, unless otherwise noted.

Table 3.

Parameter

Symbol

Min

Typ

Max1

Unit

Test Conditions/Comments

PROPAGATION DELAY

tPLH, tPHL

2.15

2.8

See Figure 34, from any DINx+ and DINx− pin to the DOUTx+ and DOUTx− pins

SKEW

See Figure 34, across all DOUTx+ and DOUTx− pins

Duty Cycle2

tSK(D)

Channel to Channel3

tSK(CH)

Part to Part4

tSK(PP)

150

300

JITTER5

See Figure 34, for any DOUTx+ and DOUTx− pins

Random Jitter, RMS6 (1σ)

tRJ(rms)

0.82

1.44

ps rms

1.25 GHz clock input

Deterministic Jitter, Peak-to-Peak6, 7

tDJ(p-p)

2.5 Gbps, 223 − 1 pseudorandom bit stream (PRBS)

Total Jitter, Peak-to-Peak, at Bit Error Rate

(BER) 1 × 10−12

tTJ(p-p)

1.25 GHz/2.5 Gbps, 223 − 1 PRBS8

With Crosstalk

1.25 GHz/2.5 Gbps, 223 − 1 PRBS all channels8

With Crosstalk and Refresh

1.25 GHz/2.5 Gbps, 223 − 1 PRBS all channels, REFRESH1 = GND1,

REFRESH2 = GND28

Additive Phase Jitter

tADDJ

148

fs rms

100 Hz to 100 kHz, output frequency (fOUT) = 10 MHz9

233

fs rms

100 Hz to 100 kHz, fOUT = 10 MHz, REFRESH1 = GND1, REFRESH2 =

GND29

111

fs rms

12 kHz to 20 MHz, fOUT = 1.25 GHz10

208

fs rms

12 kHz to 20 MHz, fOUT = 1.25 GHz, REFRESH1 = GND1, REFRESH2 =

GND210

RISE AND FALL TIME

tR, tF

180

See Figure 34, 1.25 GHz clock input, any DOUTx+ and DOUTx− pin, 20% to

80%, RL = 100 Ω, load capacitance (CL) = 5 pF

ADN4621 数据表(PDF) 4 Page - Analog Devices

ADN4621 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

ADN4621 数据表(PDF) 4 Page - Analog Devices

ADN4621 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载