数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6422...ALV 数据表(PDF) 192 Page - Texas Instruments

部件名 AM6422...ALV
功能描述  AM64x Sitara™ Processors
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6422...ALV 数据表(HTML) 192 Page - Texas Instruments

Back Button AM6422...ALV Datasheet HTML 188Page - Texas Instruments AM6422...ALV Datasheet HTML 189Page - Texas Instruments AM6422...ALV Datasheet HTML 190Page - Texas Instruments AM6422...ALV Datasheet HTML 191Page - Texas Instruments AM6422...ALV Datasheet HTML 192Page - Texas Instruments AM6422...ALV Datasheet HTML 193Page - Texas Instruments AM6422...ALV Datasheet HTML 194Page - Texas Instruments AM6422...ALV Datasheet HTML 195Page - Texas Instruments AM6422...ALV Datasheet HTML 196Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 244 page
background image
OSPI_CLK
OSPI_TIMING_01
OSPI_CSn
O6
O3
O2
O1
O5
OSPI_D[i:0]
O6
O4
Figure 7-86. OSPI0 Switching Characteristics – PHY DDR
7.10.5.14.2 OSPI0 Tap Mode
7.10.5.14.2.1 OSPI0 Tap SDR Timing
Table 7-103, Figure 7-87, Table 7-104, and Figure 7-88 present timing requirements and switching
characteristics for OSPI0 Tap SDR Mode.
Table 7-103. OSPI0 Timing Requirements – Tap SDR Mode
see Figure 7-87
NO.
MODE
MIN
MAX
UNIT
O19
tsu(D-CLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_CLK edge
No Loopback
(10.4 -
(0.975T(1)R(2)))
ns
O20
th(CLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_CLK edge
No Loopback
(0.7 +
(0.975T(1)R(2)))
ns
(1)
T = OSPI_RD_DATA_CAPTURE_REG[DELAY_FLD]
(2)
R = refclk cycle time in ns
OSPI_CLK
OSPI_D[i:0]
OSPI_TIMING_05
O 9
1
O20
Figure 7-87. OSPI0 Timing Requirements – Tap SDR, No Loopback
Table 7-104. OSPI0 Switching Characteristics – Tap SDR Mode
see Figure 7-88
NO.
PARAMETER
MODE
MIN
MAX
UNIT
O7
tc(CLK)
Cycle time, OSPI0_CLK
20
ns
O8
tw(CLKL)
Pulse duration, OSPI0_CLK low
((0.475P(1)) - 0.3)
ns
O9
tw(CLKH)
Pulse duration, OSPI0_CLK high
((0.475P(1)) - 0.3)
ns
O10
td(CLK-CSn)
Delay time, OSPI0_CSn[3:0] active edge
to OSPI0_CLK rising edge
((0.475P(1)) +
(0.975M(2)R(4)) - 1)
((0.525P(1)) +
(1.025M(2)R(4)) + 1)
ns
O11
td(CLK-CSn)
Delay time, OSPI0_CLK rising edge to
OSPI0_CSn[3:0] inactive edge
((0.475P(1)) +
(0.975N(3)R(4)) - 1)
((0.525P(1)) +
(1.025N(3)R(4)) + 1)
ns
O12
td(CLK-D)
Delay time, OSPI0_CLK active edge to
OSPI0_D[7:0] transition
- 4.25
7.25
ns
(1)
P = CLK cycle time = SCLK period in ns
AM6442, AM6441, AM6421, AM6412, AM6411
SPRSP56D – JANUARY 2021 – REVISED JULY 2022
www.ti.com
192
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com