| 数据搜索系统,热门电子元器件搜索 |
|
LEOAD128 数据表(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LEOAD128 数据表(HTML) 10 Page - STMicroelectronics |
|
10 / 20 page ![]() 7 PCB precautions • A ground plane on each layer of the PCB with multiple vias dedicated for interconnexion is recommended for high-speed circuit applications to provide low parasitic inductance and resistance. The goal is to have a “common ground plane” where AGND and DGND are connected with the lowest DC resistance and lowest AC impedance. • The separation of the analog signal from the digital output is mandatory to prevent noise from coupling onto the input signal. • Power supply bypass capacitors must be placed as close as possible to the IC pins to improve high- frequency bypassing and reduce harmonic distortion. • All leads must be as short as possible, especially for the analog input, so to decrease parasitic capacitance and inductance. • To minimize the transition current when the output changes, the capacitive load at the digital outputs must be reduced as much as possible by using the shortest possible routing tracks. One way to reduce capacitive load is to remove the ground plane under the output digital pins and layers at high sampling frequencies. • Choose the smallest possible component sizes (SMD). LEOAD128 PCB precautions DS13668 - Rev 2 page 10/20 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |