33/37

STA320

5.15 Variable Max Power Correction Registers (Addresses 27-29h):

MPCC bits determine the 16 MSBs of the MPC compensation coefficient. This coefficient is used in place of the

default coefficient when MPCV = 1

5.15.1.

5.15.2

5.16 Fault Detect Recovery Constant Registers(Addresses 2B-2Ch)

FDRC bits specify the 16-bit Fault Detect Recovery time delay. When FAULT is asserted, the TRISTATE output

will be immediately asserted lo and held lo for the time period specified by this constant. A constant value of

0001h in this register is ~.083ms. The default value of 000C specifies ~.1mSec.

5.16.1

5.16.2

5.17 Device Status Register(Address 2Dh)

This register provides Fault and Thermal-Warning status information from the power control block.

5.18 Reserved Registers(Address 2Fh)

5.19 Reserved Registers(Addresses 30h-31h)

D7

D6

D5

D4

D3

D2

D1

D0

MPCC15

MPCC14

MPCC13

MPCC12

MPCC11

MPCC10

MPCC9

MPCC8

00

10

11

0

1

D7

D6

D5

D4

D3

D2

D1

D0

MPCC7

MPCC6

MPCC5

MPCC4

MPCC3

MPCC2

MPCC1

MPCC0

11000000

D7

D6

D5

D4

D3

D2

D1

D0

FDRC15

FDRC14

FDRC13

FDRC12

FDRC11

FDRC10

FDRC9

FDRC8

00000000

D7

D6

D5

D4

D3

D2

D1

D0

FDRC7

FDRC6

FDRC5

FDRC4

FDRC3

FDRC2

FDRC1

FDRC0

00001100

D7

D6

D5

D4

D3

D2

D1

D0

PLLUL

OCWARN

TFAULT

FAULT

TWARN

11

11

D7

D6

D5

D4

D3

D2

D1

D0

RESRES

RESRES

RESRES

RESRES

011100

00

D7

D6

D5

D4

D3

D2

D1

D0

RESRES

RESRES

RESRES

RES

RES