数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6546ACD 数据表(PDF) 178 Page - Texas Instruments

部件名 AM6546ACD
功能描述  AM654x, AM652x Sitara™ Processors Silicon Revision 2.1
PDF  284 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6546ACD 数据表(HTML) 178 Page - Texas Instruments

Back Button AM6546ACD Datasheet HTML 174Page - Texas Instruments AM6546ACD Datasheet HTML 175Page - Texas Instruments AM6546ACD Datasheet HTML 176Page - Texas Instruments AM6546ACD Datasheet HTML 177Page - Texas Instruments AM6546ACD Datasheet HTML 178Page - Texas Instruments AM6546ACD Datasheet HTML 179Page - Texas Instruments AM6546ACD Datasheet HTML 180Page - Texas Instruments AM6546ACD Datasheet HTML 181Page - Texas Instruments AM6546ACD Datasheet HTML 182Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 178 / 284 page
background image
Note
The general-purpose input/output i (i = 0 to 1) is also referred to as GPIOi.
Table 7-38 presents timing conditions of the GPIO interface.
Table 7-38. GPIO Timing Conditions
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
0.75
6.6
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
3
10
pF
Section 7.9.5.9.1 and Section 7.9.5.9.2 present timings and switching characteristics of the GPIO Interface.
7.9.5.9.1 GPIO Timing Requirements
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
GP2
tw(GPIO_IN)
Minimum Input Pulse Width
3.6 + 2P(1)
ns
(1)
P = functional clock period in ns.
7.9.5.9.2 GPIO Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
GP1
tw(GPIO_OUT)
Minimum Output Pulse Width
-4.6 +
0.975P(1)
ns
(1)
P = functional clock period in ns.
For more information, see section General-Purpose Interface (GPIO) in the device TRM.
7.9.5.10 GPMC
For more details about features and additional description information on the device General-Purpose Memory
Controller, see the corresponding sections within Section 6.3, Signal Descriptions and Section 8, Detailed
Description.
Table 7-39 presents the timing conditions for GPMC.
Table 7-39. GPMC Timing Conditions
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
Input Conditions
SRI
Input slew rate
1.65
4
V/ns
Output Conditions
CL
Output load capacitance
5
20
pF
7.9.5.10.1 GPMC and NOR Flash—Synchronous Mode
Section 7.9.5.10.1.1 and Section 7.9.5.10.1.2 assume testing over the recommended operating conditions and
electrical characteristic conditions below (see Figure 7-48 through Figure 7-52).
AM6548, AM6528, AM6546, AM6526
SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021
www.ti.com
178
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM6548 AM6528 AM6546 AM6526



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com