数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS5600-ASOT 数据表(PDF) 15 Page - OSRAM GmbH

部件名 AS5600-ASOT
功能描述  12-Bit Programmable Contactless Potentiometer
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OSRAM [OSRAM GmbH]
网页  http://www.osram.com
标志 OSRAM - OSRAM GmbH

AS5600-ASOT 数据表(HTML) 15 Page - OSRAM GmbH

Back Button AS5600-ASOT Datasheet HTML 11Page - OSRAM GmbH AS5600-ASOT Datasheet HTML 12Page - OSRAM GmbH AS5600-ASOT Datasheet HTML 13Page - OSRAM GmbH AS5600-ASOT Datasheet HTML 14Page - OSRAM GmbH AS5600-ASOT Datasheet HTML 15Page - OSRAM GmbH AS5600-ASOT Datasheet HTML 16Page - OSRAM GmbH AS5600-ASOT Datasheet HTML 17Page - OSRAM GmbH AS5600-ASOT Datasheet HTML 18Page - OSRAM GmbH AS5600-ASOT Datasheet HTML 19Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 44 page
background image
Page 14
ams Datasheet
Document Feedback
[v1-06] 2018-Jun-20
AS5600 − Detailed Description
Accordingly, the following bus conditions have been defined:
Bus Not Busy
Both SDA and SCL remain high.
Start Data Transfer
A change in the state of SDA from high to low while SCL is high
defines the START condition.
Stop Data Transfer
A change in the state of SDA from low to high while SCL is high
defines the STOP condition.
Data Valid
The state of the data line represents valid data when, after a
START condition, SDA is stable for the duration of the high
phase of SCL. The data on SDA must be changed during the low
phase of SCL. There is one clock period per bit of data.
Each I²C bus transaction is initiated with a START condition and
terminated with a STOP condition. The number of data bytes
transferred between START and STOP conditions is not limited,
and is determined by the I²C bus master. The information is
transferred byte-wise and each receiver acknowledges with a
ninth bit.
Acknowledge
Each I²C slave device, when addressed, is obliged to generate
an acknowledge after the reception of each byte. The I²C bus
master device must generate an extra clock period for this
acknowledge bit.
A slave that acknowledges must pull down SDA during the
acknowledge clock period in such a way that SDA is stable low
during the high phase of the acknowledge clock period. Of
course, setup and hold times must be taken into account. A
master must signal an end of a read transaction by not
generating an acknowledge bit on the last byte that has been
clocked out of the slave. In this case, the slave must leave SDA
high to enable the master to generate the STOP condition.
Figure 17:
Data Read
1
...
1
9
8
7
6
...
2
9
8
7
SDA
SCL
Start
Condition
Stop Condition or
Repeated Start Condition
MSB
R/W
ACK
LSB
ACK
Slave Address
Repeated if more Bytes are transferred



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com