5 Pin Configuration and Functions

Figure 5-1. 28-Pin QFN RDU Package (Top View)

Table 5-1. Pin Functions

PIN

I/O

DESCRIPTION

NO.

NAME

18

VIN

I

Power supply input voltage pin

1, 2, 3, 5,

6, 7, 8, 9,

16, 17,

25, 26,

28

PGND

Power ground connection

10, 11,

12, 13,

14, 15,

27

VOUT

O

Output connection. Connect recommended output capacitance from VOUT to PGND.

4

SW

NC

Switch pin of the power stage. Do not connect, leave floating.

19

PG

O

Open-drain power-good output. This pin is pulled to GND when VOUT is below the power-good threshold. It requires a pull-up

resistor to output a logic high. It can be left open or tied to GND if not used.

20

PSNS

I

Power sense ground. Connect directly to the ground plane.

21

NR/SS

O

A capacitor connected to this pin sets the soft-start time and low frequency noise level of the device.

22

FB

I

Feedback pin of the device

23

S-CONF

O

Smart Configuration pin. This pin configures the operation modes of the device. See Table 7-1.

24

EN/SYNC

I

Enable/Disable pin including threshold-comparator. Connect to logic low to disable the device. Pull high to enable the device.

This pin has an internal pull-down resistor of typically 500 kΩ when the device is disabled. Apply a clock to this pin to

synchronize the device.

www.ti.com

TPSM82913

SLVSGJ4A – OCTOBER 2022 – REVISED DECEMBER 2022

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

3

Product Folder Links: TPSM82913