BT818Q-R datasheet(18/59 Pages) BRIDGETEK

18 / 59 page

BT817/8 Advanced Embedded Video Engine Datasheet

Version 1.1

Document No.: BRT_000302 Clearance No.: BRT#154

Bit

Interrupt Source

Conditions

INT_SWAP

Display list swap occurred

INT_TOUCH

touch detected

INT_TAG

Touch-screen tag value change

INT_SOUND

Sound effect ended

INT_PLAYBACK

Audio playback ended

INT_CMDEMPTY

Command FIFO empty

INT_CMDFLAG

Command FIFO flag

INT_CONV_COMPLETE Touch-screen conversions completed

INT_UNDERRUN

Graphics pipeline underrun

Table 4-6 Interrupt Flags bit assignment

4.2 System Clock

4.2.1

Clock Source

The BT817/8 supports external 12MHz crystal as clock source for system clock and RGB interface pixel

clock.

Figure 4-4 shows the pin connections for the crystal.

Figure 4-4 Crystal Oscillator Connection

4.2.2

Phase Locked Loop

There are 2 PLLs inside the chip, system PLL(PLL1) and PCLK PLL(PLL2).

The system PLL takes an input clock from the oscillator, and generates clocks to all internal circuits,

including the graphics engine, audio engine and touch engine.

The PCLK PLL (PLL2) takes an input clock from the oscillator, and generates clocks for RGB interface

when configured in Exsync mode.

4.2.3

Clock Enable

At power-on the BT817/8 is in sleep mode. The system clock will be enabled when the following step is

executed:



Host sends a “CLKEXT” command



Host sends an “ACTIVE” command

BT818Q-R 数据表(PDF) 18 Page - Bridgetek Pte Ltd.

BT818Q-R 数据表(HTML) 18 Page - Bridgetek Pte Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表下载