BT818Q-R datasheet(48/59 Pages) BRIDGETEK

48 / 59 page

BT817/8 Advanced Embedded Video Engine Datasheet

Version 1.1

Document No.: BRT_000302 Clearance No.: BRT#154

Parameter

Description

VCCIO=1.8V

VCCIO=2.5V

VCCIO=3.3V

Units

Min

Max

Min

Max

Min

Max

Tsclk

SPI clock period

33.3

Tsclkl

SPI clock low

duration

Tsclkh

SPI clock high

duration

Tsac

SPI access time

3.5

Tisu

Input Setup

3.5

Tih

Input Hold

Tzo

Output enable delay

Toz

Output disable delay

Tod

Output data delay

Tcsnh

CSN hold time

Table 6-10 SPI Interface Timing Specifications

6.4.3

RGB Interface Timing

Parameter

Description

Value

Units

Min

Typ

Max

Tpclk

Pixel Clock period

10.4

Output delay relative to PCLK rising

edge (REG_PCLK_POL=0) or falling

edge (REG_PCLK_POL=1). Applied for

all the RGB output pins.

Output hold time relative to PCLK

rising edge (REG_PCLK_POL=0) or

falling edge (REG_PCLK_POL=1).

Applied for all the RGB output pins.

0.5

Table 6-11 RGB Interface Timing Characteristics

Figure 6-2 RGB Interface Timing

BT818Q-R 数据表(PDF) 48 Page - Bridgetek Pte Ltd.

BT818Q-R 数据表(HTML) 48 Page - Bridgetek Pte Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表下载