MPC860DP datasheet(43/77 Pages) NXP

43 / 77 page

MPC860 PowerQUICC Family Hardware Specifications, Rev. 10

Freescale Semiconductor

CPM Electrical Characteristics

11 CPM Electrical Characteristics

This section provides the AC and DC electrical specifications for the communications processor module

(CPM) of the MPC860.

11.1

PIP/PIO AC Electrical Specifications

Table 14 provides the PIP/PIO AC timings as shown in Figure 39 through Figure 43.

Figure 39. PIP Rx (Interlock Mode) Timing Diagram

Table 14. PIP/PIO Timing

Num

Characteristic

All Frequencies

Unit

Min

Max

Data-in setup time to STBI low

—

Data-in hold time to STBI high

2.5 – t31

1 t3 = Specification 23.

—CLK

STBI pulse width

1.5

—

CLK

STBO pulse width

1 CLK – 5 ns

—

Data-out setup time to STBO low

—

CLK

Data-out hold time from STBO high

—

CLK

STBI low to STBO low (Rx interlock)

—

CLK

STBI low to STBO high (Tx interlock)

—

CLK

Data-in setup time to clock high

—

Data-in hold time from clock high

7.5

—

Clock low to data-out valid (CPU writes data, control, or direction)

—

DATA-IN

STBI

STBO

MPC860DP 数据表(PDF) 43 Page - NXP Semiconductors

MPC860DP 数据表(HTML) 43 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

数据表下载