MPC860DP datasheet(76/77 Pages) NXP

76 / 77 page

MPC860 PowerQUICC Family Hardware Specifications, Rev. 10

Freescale Semiconductor

Document Revision History

15 Document Revision History

Table 35 lists significant changes between revisions of this hardware specification.

Table 35. Document Revision History

Revision

Date

Changes

09/2015

In Table 34, moved MPC855TCVR50D4 and MPC855TCVR66D4 under the extended

temperature (–40

° to 95°C) and removed MC860ENCVR50D4R2 from the normal

temperature Tape and Reel.

10/2011

Updated orderable part numbers in Table 34, “MPC860 Family Package/Frequency

Availability.”

08/2007

• Updated template.

• On page 1, added a second paragraph.

• After Table 2, inserted a new figure showing the undershoot/overshoot voltage

(Figure 1) and renumbered the rest of the figures.

•In Figure 3, changed all reference voltage measurement points from 0.2 and 0.8 V to

50% level.

•In Table 16, changed num 46 description to read, “TA assertion to rising edge ...”

•In Figure 46, changed TA to reflect the rising edge of the clock.

7.0

9/2004

• Added a tablefootnote to Table 6 DC Electrical Specifications about meeting the VIL

Max of the I2C Standard

• Replaced the thermal characteristics in Table 4 by the ZQ package

• Add the new parts to the Ordering and Availablity Chart in Table 34

• Added the mechanical spec of the ZQ package in Figure 78

• Removed all of the old revisions from Table 5

6.3

9/2003

• Added Section 11.2 on the Port C interrupt pins

• Nontechnical reformatting

6.2

8/2003

• Changed B28a through B28d and B29d to show that TRLX can be 0 or 1

• Changed reference documentation to reflect the Rev 2 MPC860 PowerQUICC Family

Users Manual

• Nontechnical reformatting

6.1

11/2002

• Corrected UTOPIA RXenb* and TXenb* timing values

• Changed incorrect usage of Vcc to Vdd

• Corrected dual port RAM to 8 Kbytes

10/2002

• Added the MPC855T. Corrected Figure 26 on page -36.

5.1

11/2001

• Revised template format, removed references to MAC functionality, changed Table 7

B23 max value @ 66 MHz from 2ns to 8ns, added this revision history table

MPC860DP 数据表(PDF) 76 Page - NXP Semiconductors

MPC860DP 数据表(HTML) 76 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

数据表下载