数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AX88780 数据表(PDF) 21 Page - ASIX Electronics Corporation

部件名 AX88780
功能描述  High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ASIX [ASIX Electronics Corporation]
网页  http://www.asix.com.tw
标志 ASIX - ASIX Electronics Corporation

AX88780 数据表(HTML) 21 Page - ASIX Electronics Corporation

Back Button AX88780 Datasheet HTML 17Page - ASIX Electronics Corporation AX88780 Datasheet HTML 18Page - ASIX Electronics Corporation AX88780 Datasheet HTML 19Page - ASIX Electronics Corporation AX88780 Datasheet HTML 20Page - ASIX Electronics Corporation AX88780 Datasheet HTML 21Page - ASIX Electronics Corporation AX88780 Datasheet HTML 22Page - ASIX Electronics Corporation AX88780 Datasheet HTML 23Page - ASIX Electronics Corporation AX88780 Datasheet HTML 24Page - ASIX Electronics Corporation AX88780 Datasheet HTML 25Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 49 page
background image
AX88780
3:1
-
R
3’b000
Reserved
0
-
R/W
0
Reserved, must to be 0
4.8 TXDES0--TX Descriptor0 Register
Offset Address = FC20h
Default = 32’h0000_0000
Field
Name
Type
Default
Description
31:16
-
R
All 0’s
Reserved
15
TXD0_EN
R/W
0
Transmit TX descriptor0
If this bit is enabled, MAC will begin to transmit data that are stored in TX
buffer. In former, data had been written to TX descriptor0. This bit will be
cleared by hardware when MAC finished the transmission.
1= enable
0= disable
14:13
-
R
2’b00
Reserved
12:0
TXD0_LEN
R/W
All 0’s
TX packet length
(unit: byte)
Driver set this field to indicate AX88780 how many bytes will be
transmitted.
4.9 TXDES1--TX Descriptor1 Register
Offset Address = FC24h
Default = 32’h0000_0000
Field
Name
Type
Default
Description
31:16
-
R
All 0’s
Reserved
15
TXD1_EN
R/W
0
Transmit TX descriptor1
If this bit is enabled, MAC will begin to transmit data that are stored in TX
buffer. In former, data had been written to TX descriptor1. This bit will be
cleared by hardware when MAC finished the transmission.
1= enable
0= disable
14:13
-
R
2’b00
Reserved
12:0
TXD1_LEN
R/W
All 0’s
TX packet length (unit: byte)
Driver set this field to indicate AX88780 how many bytes will be
transmitted.
4.10 TXDES2--TX Descriptor2 Register
Offset Address = FC28h
Default = 32’h0000_0000
Field
Name
Type
Default
Description
31:16
-
R
All 0’s
Reserved
15
TXD2_EN
R/W
0
Transmit TX descriptor2
If this bit is enabled, MAC will begin to transmit data that are stored in TX
buffer. In former, data had been written to TX descriptor2. This bit will be
cleared by hardware when MAC finished the transmission.
1= enable
0= disable
14:13
-
R
2’b00
Reserved
12:0
TXD2_LEN
R/W
All 0’s
TX packet length (unit: byte)
Driver set this field to indicate AX88780 how many bytes will be
21
ASIX ELECTRONICS CORPORATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com