KSZ9563RNXC-TR datasheet(135/226 Pages) MICROCHIP

135 / 226 page

 2017-2018 Microchip Technology Inc.

DS00002419D-page 135

KSZ9563R

5.2.2

PORT N: PORT ETHERNET PHY REGISTERS (0xN100 - 0xN1FF)

The registers in this section are for PHY ports only. Refer to the IEEE802.3 clause 22.3.4 for additional details.

5.2.2.1

PHY Basic Control Register

PHY register 0x00.

Receive Flow Control Enabled Status

For non-PHY ports, this bit duplicates the Rx FC enable bit 3 in the XMII Port

Control 0 Register.

For PHY ports, this bit is set only when FC is enabled (PHY Auto-Negotiation

Advertisement Register, bits 11:10), link is up and FC is established via auto-

negotiation.

1 = RX flow control is enabled

0 = Disabled

Address:

0xN100 - 0xN101

Port N: 1-2

Size:

16 bits

Bits

Description

Type

Default

PHY Software Reset

Set this bit to reset this PHY. Registers are not reset. This bit is self-clearing.

R/W

Local Loopback Mode

Data going from the internal switch fabric to an egress port is looped back at

that egress port and returned to the internal switch fabric.

1 = Local Loopback mode

0 = Normal operation

R/W

Speed Select (LSB)

This bit is ignored if auto-negotiation is enabled (bit 12 in this register).

Bits [6, 13]

11 = Reserved

10 = 1000 Mb/s

01 = 100 Mb/s

00 = 10 Mb/s

R/W

Note 5-4

Auto-Negotiation Enable

1 = Auto-negotiation is enabled

0 = Auto-negotiation is disabled

The initial value of this bit is determined by a strapping option, but it may be

overwritten.

R/W

Note 5-4

Bits

Description

Type

Default

KSZ9563RNXC-TR 数据表(PDF) 135 Page - Microchip Technology

KSZ9563RNXC-TR 数据表(HTML) 135 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载