数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADRF5534BCPZN-R7 数据表(PDF) 1 Page - Analog Devices

部件名 ADRF5534BCPZN-R7
功能描述  3.1 GHz to 4.2 GHz, Receiver Front End
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADRF5534BCPZN-R7 数据表(HTML) 1 Page - Analog Devices

  ADRF5534BCPZN-R7 Datasheet HTML 1Page - Analog Devices ADRF5534BCPZN-R7 Datasheet HTML 2Page - Analog Devices ADRF5534BCPZN-R7 Datasheet HTML 3Page - Analog Devices ADRF5534BCPZN-R7 Datasheet HTML 4Page - Analog Devices ADRF5534BCPZN-R7 Datasheet HTML 5Page - Analog Devices ADRF5534BCPZN-R7 Datasheet HTML 6Page - Analog Devices ADRF5534BCPZN-R7 Datasheet HTML 7Page - Analog Devices ADRF5534BCPZN-R7 Datasheet HTML 8Page - Analog Devices ADRF5534BCPZN-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 11 page
background image
Data Sheet
ADRF5534
3.1 GHz to 4.2 GHz, Receiver Front End
Rev. 0
DOCUMENT FEEDBACK
TECHNICAL SUPPORT
Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to
change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
FEATURES
Integrated RF front end
LNA and high-power silicon SPDT switch
On-chip bias and matching
Single-supply operation
Gain: 35.5 dB typical at 3.6 GHz
Gain flatness: 1.5 dB at 25°C across 400 MHz bandwidth
Low noise figure: 1.3 dB typical at 3.6 GHz
Low insertion loss: 0.8 dB typical at 3.6 GHz
High-power handling at TCASE = 105°C
Full lifetime
LTE average power (8 dB PAR): 37 dBm
Single event (<10 sec operation)
LTE average power (8 dB PAR): 39 dBm
High Input IP3: −4 dBm
Low-supply current
Receive operation: 120 mA typical at 5 V
Transmit operation: 15 mA typical at 5 V
Positive logic control
5 mm × 3 mm, 24-lead LFCSP package
APPLICATIONS
Wireless infrastructure
TDD massive multiple input and multiple output (MIMO) and
active antenna systems
TDD-based communication systems
FUNCTIONAL BLOCK DIAGRAM
Figure 1.
GENERAL DESCRIPTION
The ADRF5534 is an integrated RF, front-end multichip module
designed for time division duplex (TDD) applications. The device
operates from 3.1 GHz to 4.2 GHz. The ADRF5534 is configured
with an LNA and a high-power, silicon, SPDT switch.
In the receive operation at 3.6 GHz, the LNA offers a low noise
figure (NF) of 1.3 dB and a high gain of 35.5 dB with a third order
input intercept point (IIP3) of −4 dBm.
In the transmit operation, the switch provides a low insertion loss
of 0.8 dB and handles a long-term evolution (LTE) average power
of 37 dBm for a full lifetime operation (8 dB peak to average ratio
(PAR)) and 39 dBm for a single event (<10 sec) LNA protection
operation.
The device is featured in an RoHS compliant, compact, 5 mm × 3
mm, 24-lead LFCSP package.


类似零件编号 - ADRF5534BCPZN-R7

制造商部件名数据表功能描述
logo
Analog Devices
ADRF5534BCPZN-R7 AD-ADRF5534BCPZN-R7 Datasheet
686Kb / 11P
3.1 GHz to 4.2 GHz, Receiver Front End
Rev. A
More results

类似说明 - ADRF5534BCPZN-R7

制造商部件名数据表功能描述
logo
Analog Devices
ADRF5545A AD-ADRF5545A Datasheet
810Kb / 20P
Dual-Channel, 2.4 GHz to 4.2 GHz Receiver Front End
May-2019
ADRF5515 AD-ADRF5515 Datasheet
410Kb / 15P
Dual-Channel, 3.3 GHz to 4.0 GHz, 20 W Receiver Front End
11/2020-Revision 0
ADRF5519 AD-ADRF5519 Datasheet
1Mb / 16P
Dual-Channel, 2.3 GHz to 2.8 GHz, 20 W Receiver Front End
4/2021-Revision 0
ADRF5547 AD-ADRF5547 Datasheet
320Kb / 15P
Dual-Channel, 3.7 GHz to 5.3 GHz, Receiver Front End
6/2020-Rev. 0 to Rev. A
ADRF5549 AD-ADRF5549 Datasheet
325Kb / 15P
Dual-Channel, 1.8 GHz to 2.8 GHz, Receiver Front End
6/2020-Rev. 0 to Rev. A
ADTR1107 AD-ADTR1107 Datasheet
929Kb / 28P
6 GHz to 18 GHz, Front-End IC
4/2020-Rev. 0 to Rev. A
ADRF5515A AD-ADRF5515A Datasheet
1Mb / 15P
Dual-Channel, 3.3 GHz to 4.0 GHz, 20 W Receiver Front End
6/2021-Revision 0
logo
NXP Semiconductors
BTS7203U NXP-BTS7203U Datasheet
343Kb / 22P
3.3 GHz - 4.2 GHz RX Analog Front-End IC
Rev. 6.1-29 October 2021
BTS7205U NXP-BTS7205U Datasheet
334Kb / 20P
3.3 GHz - 4.2 GHz RX Analog Front-End IC with bypass
Rev. 6-26 October 2021
BTS7202U NXP-BTS7202U Datasheet
494Kb / 24P
3.3 GHz – 4.2 GHz RX Front-End Module
Rev. 6 - 2 February 2023
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com