数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72334J2T1 数据表(PDF) 35 Page - STMicroelectronics

部件名 ST72334J2T1
功能描述  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72334J2T1 数据表(HTML) 35 Page - STMicroelectronics

Back Button ST72334J2T1 Datasheet HTML 31Page - STMicroelectronics ST72334J2T1 Datasheet HTML 32Page - STMicroelectronics ST72334J2T1 Datasheet HTML 33Page - STMicroelectronics ST72334J2T1 Datasheet HTML 34Page - STMicroelectronics ST72334J2T1 Datasheet HTML 35Page - STMicroelectronics ST72334J2T1 Datasheet HTML 36Page - STMicroelectronics ST72334J2T1 Datasheet HTML 37Page - STMicroelectronics ST72334J2T1 Datasheet HTML 38Page - STMicroelectronics ST72334J2T1 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 125 page
background image
ST72334J/N, ST72314J/N, ST72124J
35/125
MAIN CLOCK CONTROLLER (Cont’d)
MISCELLANEOUS REGISTER 1 (MISCR1)
See section 6.2 on page 47.
MAIN CLOCK CONTROL/STATUS REGISTER
(MCCSR)
Read/Write
Reset Value: 0000 0001 (01h)
Bit 7:4 = Reserved, always read as 0.
Bit 3:2 = TB1-TB0
Time base control
These bits select the programmable divider time
base. They are set and cleared by software.
A modification of the time base is taken into ac-
count at the end of the current period (previously
set) to avoid unwanted time shift. This allows to
use this time base as a real time clock.
Bit 1 = OIE
Oscillator interrupt enable
This bit set and cleared by software.
0: Oscillator interrupt disabled
1: Oscillator interrupt enabled
This interrupt allows to exit from ACTIVE-HALT
mode.
When this bit is set, calling the ST7 software HALT
instruction enters the ACTIVE-HALT power saving
mode.
Bit 0 = OIF
Oscillator interrupt flag
This bit is set by hardware and cleared by software
reading the CSR register. It indicates when set
that the main oscillator has measured the selected
elapsed time (TB1:0).
0: Timeout not reached
1: Timeout reached
Warning: The BRES and BSET instructions must
not be used on the MCCSR register to avoid unin-
tentionally clearing the OIF bit.
Table 5. MCC Register Map and Reset Values
70
0000
TB1
TB0
OIE
OIF
Counter
Prescaler
Time Base
TB1
TB0
fOSC =8MHz fOSC=16MHz
32000
4ms
2ms
0
0
64000
8ms
4ms
0
1
160000
20ms
10ms
1
0
400000
50ms
25ms
1
1
Address
(Hex.)
Register
Label
765
4
321
0
0029h
MCCSR
Reset Value
0
0
0
0
TB1
0
TB0
0
OIE
0
OIF
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com