HC05V7GRSSLASHD datasheet(88/170 Pages) NXP

数据搜索系统，热门电子元器件搜索

HC05V7GRS/D 数据表(PDF) 88 Page - NXP Semiconductors

88 / 170 page

SECTION 11: 16-BIT TIMER

Page 74

MC68HC05V7 Specification Rev. 1.0

capture detect circuit is armed. This does not set any timer flags nor wake up the MCU, but

when the MCU does wake up, there is an active input capture flag and data from the first

valid edge that occurred during the STOP mode. If RESET is used to exit STOP mode, then

no input capture flag or data remains, even if a valid input capture edge occurred.

Figure 11-4:

TCAP Timing

TCAP

tTLTL

tTL

tTH

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

ALLDATASHEET是否为您带来帮助? [ DONATE ]
关于 Alldatasheet \| 广告服务 \| 联系我们 \| 隐私政策 \| 数据表链接 \| 链接交换 \| 制造商名单 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET是否为您带来帮助? [ DONATE ]

Family Site : ic2ic.com | icmetro.com