| 数据搜索系统,热门电子元器件搜索 |
|
HC05V7GRS/D 数据表(PDF) 109 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC05V7GRS/D 数据表(HTML) 109 Page - NXP Semiconductors |
|
109 / 170 page ![]() SECTION 15: MESSAGE DATA LINK CONTROLLER Page 95 MC68HC05V7 Specification Rev. 1.0 15.2 MDLC CPU INTERFACE 15.2.1 OUTLINE The CPU Interface provides the interface between the CPU and the MDLC. It consists of 4 user registers. A full description of each register follows: Physical Interface To CPU Protocol Handler MUX Interface CPU Interface Rx/Tx Buffers To J1850 Bus MDLC Figure 15-2: MDLC User Registers Name Addr MCR MSR MTCR MRSR $000E $000F $0010 $0011 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |