STM32G0C1NET7XTR datasheet(80/159 Pages) STMICROELECTRONICS

部件名	STM32G0C1NET7XTR

功能描述	Arm® Cortex®-M0 32-bit MCU, up to 512KB Flash, 144KB RAM,6x USART, timers, ADC, DAC, comm. I/Fs, AES, RNG, 1.7-3.6V

PDF	159 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

80 / 159 page

Electrical characteristics

STM32G0C1xC/xE

80/159

DS13564 Rev 4

TIM7

APB

0.8

0.7

0.8

TIM14

APB

1.4

1.2

1.3

TIM15

APB

4.2

3.5

3.9

TIM16

APB

2.7

2.3

2.5

TIM17

APB

0.8

0.7

LPTIM1

APB

3.3

2.7

3.1

LPTIM2

APB

3.2

2.7

3.1

I2C1

APB

3.6

3.0

3.3

I2C2

APB

3.4

2.8

3.2

I2C3

APB

0.9

0.7

0.8

SPI1

APB

2.2

1.9

2.1

SPI2

APB

2.1

1.7

2.0

SPI3

APB

1.4

1.2

1.3

USART1

APB

7.4

6.2

6.9

USART2

APB

7.4

6.2

7.0

USART3

APB

7.4

6.2

6.9

USART4

APB

2.1

1.8

2.0

USART5

APB

2.3

1.9

2.1

USART6

APB

2.2

1.8

2.1

LPUART1

APB

4.5

3.7

4.2

LPUART2

APB

4.9

4.1

4.6

ADC

APB

2.4

2.0

2.3

DAC1

APB

1.9

1.6

1.8

SYSCFG/VREFBUF/COMP

APB

0.5

0.4

0.5

CEC

APB

0.4

0.3

CRS

APB

0.2

0.3

USB

APB

3.3

2.7

3.0

FDCAN

APB

UCPD1

APB

4.0

7.9

59.0(2)

UCPD2

APB

4.0

7.9

59.5(2)

1. The AHB to APB Bridge is automatically active when at least one peripheral is ON on the APB.

2. UCPDx are always clocked by HSI16.

Table 36. Current consumption of peripherals (continued)

Peripheral

Bus

Consumption in µA/MHz

Range 1

Range 2

Low-power run

and sleep

STM32G0C1NET7XTR 数据表(PDF) 80 Page - STMicroelectronics

STM32G0C1NET7XTR 数据表(HTML) 80 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载