| 数据搜索系统,热门电子元器件搜索 |
|
ICS9DB803D 数据表(PDF) 9 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS9DB803D 数据表(HTML) 9 Page - Renesas Technology Corp |
|
9 / 23 page ![]() ICS9DB803D EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1 AND GEN2 IDT® EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1 AND GEN2 9 ICS9DB803D REV N 071013 Electrical Characteristics–DIF 0.7V Current Mode Differential Pair TA =Tambient; VDD = 3.3 V +/-5%; CL =2pF, RS=33Ω, RP=49.9Ω, RREF=475Ω PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES Current Source Output Impedance Zo 1 3000 Ω 1 Voltage High VHigh 660 850 1,2 Voltage Low VLow -150 150 1,2 Max Voltage Vovs 1150 1 Min Voltage Vuds -300 1 Crossing Voltage (abs) Vcross(abs) 250 550 mV 1 Crossing Voltage (var) d-Vcross Variation of crossing over all edges 140 mV 1 Rise Time tr VOL = 0.175V, VOH = 0.525V 175 700 ps 1 Fall Time tf VOH = 0.525V VOL = 0.175V 175 700 ps 1 Rise Time Variation d-tr 125 ps 1 Fall Time Variation d-tf 125 ps 1 Duty Cycle dt3 Measurement from differential wavefrom 45 55 % 1 tpdBYP Bypass Mode, VT = 50% 2500 4500 ps 1 tpdPLL PLL Mode VT = 50% -250 250 ps 1 Skew, Output to Output tsk3 VT = 50% 50 ps 1 PLL mode 50 ps 1,3 Additive Jitter in Bypass Mode 50 ps 1,3 PCIe Gen1 phase jitter (Additive in Bypass Mode) 710 ps (pk2pk) 1,4,5 PCIe Gen 2 Low Band phase jitter (Additive in Bypass Mode) 00.1 ps (rms) 1,4,5 PCIe Gen 2 High Band phase jitter (Additive in Bypass Mode) 0.3 0.5 ps (rms) 1,4,5 PCIe Gen 1 phase jitter 40 86 ps (pk2pk) 1,4,5 PCIe Gen 2 Low Band phase jitter 1.5 3 ps (rms) 1,4,5 PCIe Gen 2 High Band phase jitter 2.7/ 2.2 3.1 ps (rms) 1,4,5,6 1Guaranteed by design and characterization, not 100% tested in production. 2 I REF = VDD/(3xRR). For RR = 475Ω (1%), IREF = 2.32mA. IOH = 6 x IREF and VOH = 0.7V @ ZO=50Ω. 3 Measured from differential waveform 4 See http://www.pcisig.com for complete specs 5 Device driven by 932S421C or equivalent. 6 First number is High Bandwidth Mode, second number is Low Bandwidth Mode Statistical measurement on single ended signal using oscilloscope math function. mV Measurement on single ended signal using absolute value. mV tjphaseBYP Jitter, Phase tjphasePLL Skew, Input to Output Jitter, Cycle to cycle tjcyc-cyc |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |