 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ICS9LPR502 数据表(PDF) 14 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS9LPR502 数据表(HTML) 14 Page - Renesas Technology Corp |
|
|
14 / 30 page  IDTTM/ICSTM 56-pin CK505 w/Fully Integrated Voltage Regulator 1124D—02/26/09 Advance Information ICS9LPR502 56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR 14 Datasheet Intentional PCI Clock to Clock Delay 200 ps nominal steps PCI0 PCI1 PCI2 PCI3 PCI4 PCI_F5 1.0ns Electrical Characteristics - PCICLK/PCICLK_F PARAMETER SYMBOL CONDITIONS MIN MAX UNITS NOTES Long Accuracy ppm see Tperiod min-max values -100 100 ppm 1,2 33.33MHz output no spread 29.99700 30.00300 ns 2 33.33MHz output spread 30.08421 30.23459 ns 2 33.33MHz output no spread 29.49700 30.50300 ns 2 33.33MHz output nominal/spread 29.56617 30.58421 ns 2 Output High Voltage VOH IOH = -1 mA 2.4 V 1 Output Low Voltage VOL IOL = 1 mA 0.55 V 1 V OH @MIN = 1.0 V -33 mA 1 VOH@MAX = 3.135 V -33 mA 1 VOL @ MIN = 1.95 V 30 mA 1 VOL @ MAX = 0.4 V 38 mA 1 Rising Edge Slew Rate tSLR Measured from 0.8 to 2.0 V 1 4 V/ns 1 Falling Edge Slew Rate tFLR Measured from 2.0 to 0.8 V 1 4 V/ns 1 Pin to Pin Skew tskew VT = 1.5 V 250 ps 2 Intential PCI to PCI delay tskew VT = 1.5 V 100 200 ps 2 Duty Cycle dt1 VT = 1.5 V 45 55 % 2 Jitter, Cycle to cycle tjcyc-cyc VT = 1.5 V 500 ps 2 Tabs Absolute min/max period Output High Current IOH Output Low Current IOL Clock period Tperiod Electrical Characteristics - USB48MHz PARAMETER SYMBOL CONDITIONS MIN MAX UNITS NOTES Long Accuracy ppm see Tperiod min-max values -100 100 ppm 2,4 Clock period Tperiod 48.00MHz output nominal 20.83125 20.83542 ns 2,3 Absolute min/max period Tabs 48.00MHz output nominal 20.48125 21.18542 ns 2 CLK High Time THIGH 8.216563 11.15198 V CLK Low time TLOW 7.816563 10.95198 V Output High Voltage VOH IOH = -1 mA 2.4 V Output Low Voltage VOL IOL = 1 mA 0.55 V V OH @MIN = 1.0 V -29 mA VOH@MAX = 3.135 V -23 mA VOL @ MIN = 1.95 V 29 mA VOL @ MAX = 0.4 V 27 mA Rising Edge Slew Rate tSLR Measured from 0.8 to 2.0 V 1 2 V/ns 1 Falling Edge Slew Rate tFLR Measured from 2.0 to 0.8 V 1 2 V/ns 1 Duty Cycle dt1 VT = 1.5 V 45 55 % 2 Jitter, Cycle to cycle tjcyc-cyc VT = 1.5 V 350 ps 2 Output High Current IOH Output Low Current IOL |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
