数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCF5373CAB180 数据表(PDF) 32 Page - Freescale Semiconductor, Inc

部件名 MCF5373CAB180
功能描述  Microprocessor Data Sheet
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MCF5373CAB180 数据表(HTML) 32 Page - Freescale Semiconductor, Inc

Back Button MCF5373CAB180 Datasheet HTML 28Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 29Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 30Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 31Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 32Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 33Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 34Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 35Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 36Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 42 page
background image
MCF5373 ColdFire® Microprocessor Data Sheet, Rev. 0.3
Preliminary
Preliminary Electrical Characteristics
Freescale Semiconductor
32
5.13 I2C Input/Output Timing Specifications
Table 16 lists specifications for the I2C input timing parameters shown in Figure 21.
Table 17 lists specifications for the I2C output timing parameters shown in Figure 21.
S4
SSI_BCK rising edge to SSI_MCLK edge
10
—
ns
S5
SSI_MCLK edge to SSI_BCLK rising edge
10
—
ns
S6
SSI_TXD/SSI_RXD data set-up time
10
—
ns
S7
SSI_TXD/SSI_RXD data hold time
10
—
ns
NOTES:
1fs is the sampling frequency. SSI_BCLK can be operated upto 512 times the sampling frequency to a max frequency of 49.152MHz
Table 16. I2C Input Timing Specifications between SCL and SDA
Num
Characteristic
Min
Max
Units
I1
Start condition hold time
2
—
tcyc
I2
Clock low period
8
—
tcyc
I3
I2C_SCL/I2C_SDA rise time (VIL = 0.5 V to VIH =2.4 V)
—
1
ms
I4
Data hold time
0
—
ns
I5
I2C_SCL/I2C_SDA fall time (VIH = 2.4 V to VIL =0.5 V)
—
1
ms
I6
Clock high time
4
—
tcyc
I7
Data setup time
0
—
ns
I8
Start condition setup time (for repeated start condition only)
2
—
tcyc
I9
Stop condition setup time
2
—
tcyc
Table 17. I2C Output Timing Specifications between SCL and SDA
Num
Characteristic
Min
Max
Units
I11
Start condition hold time
6
—
tcyc
I2 1
Clock low period
10
—
tcyc
I3 2
I2C_SCL/I2C_SDA rise time (VIL = 0.5 V to VIH =2.4 V)
—
—
µs
I4 1
Data hold time
7
—
tcyc
I5 3
I2C_SCL/I2C_SDA fall time (VIH = 2.4 V to VIL = 0.5 V)
—
3
ns
I6 1
Clock high time
10
—
tcyc
I7 1
Data setup time
2
—
tcyc
I8 1
Start condition setup time (for repeated start condition only)
20
—
tcyc
I9 1
Stop condition setup time
10
—
tcyc
Table 15. SSI Timing (continued)
Num
Description
1.8 +/- 0.10V
Unit
Minimum
Maximum



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com