ART150PE_ART150PEG

All information provided in this document is subject to legal disclaimers.

© Ampleon Netherlands B.V. 2023. All rights reserved.

Product data sheet

Rev. 1 — 13 January 2023

12 of 19

ART150PE; ART150PEG

Power LDMOS transistor

8.

Package outline

Fig 17. Package outline TO-270-2F-1 (sheet 1 of 2)

TO-270-2F-1

Package outline drawing:

Revision:

Sheet 1 of 2

Revision date:

11/7/2022

Tolerances unless otherwise stated:

Dimension:

0.05

Angle:

1°

Third angle projection

TO-270-2F-1

0

units in mm.

Exposed Heatsink

Flash/bleed allowed

hatched area (2x)

4.95 (#2)

0.25 A

PIN 1

10.67

0.1 (#4)

0.24

0.025

1.04

7.4 min. 8.7 max.

Compound allowed

0.2

()

#6

#6

#6

1

()

0.5

0.1

9.65 (#1)

A

2.03

0.2 B

B