ADN2813 datasheet(21/28 Pages) AD

21 / 28 page

ADN2813

Rev. 0 | Page 21 of 28

APPLICATIONS INFORMATION

PCB DESIGN GUIDELINES

Proper RF PCB design techniques must be used for optimal

performance.

Power Supply Connections and Ground Planes

Use of one low impedance ground plane is recommended. The

VEE pins should be soldered directly to the ground plane to

reduce series inductance. If the ground plane is an internal

plane and connections to the ground plane are made through

vias, multiple vias can be used in parallel to reduce the series

inductance, especially on Pin 23, which is the ground return for

the output buffers. The exposed pad should be connected to the

GND plane using plugged vias so that solder does not leak

through the vias during reflow.

Use of a 22 μF electrolytic capacitor between VCC and VEE is

recommended at the location where the 3.3 V supply enters the

PCB. When using 0.1 μF and 1 nF ceramic chip capacitors, they

should be placed between the IC power supply VCC and VEE,

as close as possible to the ADN2813 VCC pins.

If connections to the supply and ground are made through

vias, the use of multiple vias in parallel helps to reduce series

inductance, especially on Pin 24, which supplies power to the

high speed CLKOUTP/CLKOUTN and DATAOUTP/

DATAOUTN output buffers. Refer to Figure 24 for the

recommended connections.

By using adjacent power supply and GND planes, excellent high

frequency decoupling can be realized by using close spacing

between the planes. This capacitance is given by

( )

0.88εr A/d

PLANE =

where:

is the dielectric constant of the PCB material.

A is the area of the overlap of power and GND planes (cm2).

d is the separation between planes (mm).

For FR-4, εr = 4.4 mm and 0.25 mm spacing, C ~15 pF/cm2.

Ω TRANSMISSION LINES

DATAOUTP

DATAOUTN

CLKOUTP

CLKOUTN

0.1

μF

1nF

0.1

μF

0.1

μF

0.1

μF

0.1

μF

0.47

μF ±20%

>300M

Ω INSULATION RESISTANCE

1nF

0.1

μF

1nF

VCC

CIN

TIA

VCC

RTH

VCC

μC

I2C CONTROLLER

VCC

TEST1

VCC

VREF

NIN

SLICEP

SLICEN

VEE

VCC

VEE

LOS

SDA

SCK

SADDR5

VCC

VEE

EXPOSED PAD

TIED OFF TO

VEE PLANE

WITH VIAS

Figure 24. Typical ADN2813 Applications Circuit

ADN2813 数据表(PDF) 21 Page - Analog Devices

ADN2813 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载