NB4L16M datasheet(1/12 Pages) ONSEMI

部件名	NB4L16M

功能描述	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Translator with Internal Termination

PDF	12 Pages

Scroll/Zoom	100%

制造商	ONSEMI [ON Semiconductor]

网页	http://www.onsemi.com

标志

1 / 12 page

February, 2006 − Rev. 1

1

Publication Order Number:

NB4L16M/D

NB4L16M

2.5V/3.3V, 5 Gb/s Multi Level

Clock/Data Input to CML

Driver / Receiver / Buffer/

Translator with Internal

Termination

Description

The NB4L16M is a differential driver/receiver/buffer/translator

which can accept LVPECL, LVDS, CML, HSTL, LVCMOS/LVTTL

and produce 400 mV CML output. The device is capable of receiving,

buffering, and translating a clock or data signal that is as small as

75 mV operating up to 3.5 GHz or 5.0 Gb/s, respectively. As such, it is

ideal for SONET, GigE, Fiber Channel and backplane applications

(see Table 6 and Figures 20, 21 22, and 23).

Differential inputs incorporate internal 50

W termination resistors

and accept LVPECL (Positive ECL), LVTTL/LVCMOS, CML, HSTL

or LVDS. The differential 16 mA CML output provides matching

internal 50

W termination, and 400 mV output swing when externally

receiver terminated, 50

W to VCC (see Figure 19). These features

provide transmission line termination on chip, at the receiver and

driver end, eliminating any use of additional external components.

The VBB, an internally generated voltage supply, is available to this

device only. For single−ended input configuration, the unused

complementary differential input is connected to VBB as a switching

reference voltage. The VBB reference output can be used also to

re−bias capacitor coupled differential or single−ended output signals.

For the capacitor coupled input signals, VBB should be connected to

the VTD pin and bypassed to ground with a 0.01 mF capacitor. When

not used VBB should be left open.

This device is housed in a 3x3 mm 16 pin QFN package.

Application notes, models, and support documentation are available at

www.onsemi.com.

Features

• Maximum Input Clock Frequency up to 3.5 GHz

• Maximum Input Data Rate up to 5.0 Gb/s

• < 0.7 ps Maximum Clock RMS Jitter

• < 10 ps Maximum Data Dependent Jitter at 2.5 Gb/s

• 220 ps Typical Propagation Delay

• 60 ps Typical Rise and Fall Times

• CML Output with Operating Range:

VCC = 2.375 V to 3.6 V with VEE = 0 V

• CML Output Level (400 mV Peak−to−Peak Output),

Differential Output Only

• 50 W Internal Input and Output Termination Resistors

• Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP,

EP, and SG Devices

• Pb−Free Packages are Available

A

= Assembly Location

L

= Wafer Lot

Y

= Year

W

= Work Week

G

= Pb−Free Package

*For additional marking information, refer to

Application Note AND8002/D.

MARKING

DIAGRAM*

QFN−16

MN SUFFIX

CASE 485G

http://onsemi.com

See detailed ordering and shipping information in the package

dimensions section on page 11 of this data sheet.

ORDERING INFORMATION

16

NB4L

16M

ALYWG

G

1

Q

Figure 1. Functional Block Diagram

VTD

D

50 W

VTD

50 W

1

R1

R2

R1

R2

VEE

VCC

(Note: Microdot may be in either location)

类似零件编号 - NB4L16M

制造商	部件名	数据表	功能描述
ON Semiconductor	NB4L16MMNEVB	772Kb / 12P	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver/Receiver/Buffer/ Translator with Internal Termination August, 2016 ??Rev. 4

More results

类似说明 - NB4L16M

制造商	部件名	数据表	功能描述
ON Semiconductor	NBSG16M	81Kb / 12P	2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer April, 2004 ??Rev. 3
	NB4N11M	223Kb / 11P	3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/ Buffer/ Translator November, 2005 ??Rev. 1
	NB4N527S	109Kb / 10P	3.3V, 2.5Gb/s Dual AnyLevel??to LVDS Receiver/Driver/Buffer/Translator with Internal Input Termination June, 2006 ??Rev. 3
	NB7L11M	202Kb / 11P	2.5V/3.3V Differential 1:2 Clock/Data Fanout Buffer/ Translator with CML Outputs and Internal Termination January, 2006 ??Rev. 1
	NB7L14M	230Kb / 11P	2.5V/3.3VDifferential 1:4 Clock/Data Fanout Buffer/Translator with CML Outputs and Internal Termination January, 2006 ??Rev. 1
	NB7L86M	1Mb / 12P	2.5V/3.3V 12 Gb/s Differential Clock/Data SmartGate with CML Output and Internal Termination January, 2006 ??Rev. 3
	NB7L216	264Kb / 12P	2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Translator with Internal Termination August, 2006 ??Rev. 2
	NB7L86M	1Mb / 12P	2.5V/3.3V 12 Gb/s Differential Clock/Data SmartGate with CML Output and Internal Termination March, 2012 ??Rev. 7
	NB4L16MMNEVB	772Kb / 12P	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver/Receiver/Buffer/ Translator with Internal Termination August, 2016 ??Rev. 4
	NBSG16M	143Kb / 12P	Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer June, 2014 ??Rev. 9

More results

NB4L16M 数据表(PDF) 1 Page - ON Semiconductor

NB4L16M 数据表(HTML) 1 Page - ON Semiconductor

类似零件编号 - NB4L16M

类似说明 - NB4L16M

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

数据表下载

链接网址

NB4L16M 数据表(PDF) 1 Page - ON Semiconductor

NB4L16M 数据表(HTML) 1 Page - ON Semiconductor

类似零件编号 - NB4L16M

类似说明 - NB4L16M

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

数据表 下载

链接网址

数据表下载