| 数据搜索系统,热门电子元器件搜索 |
|
AD9880/PCB 数据表(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9880/PCB 数据表(HTML) 19 Page - Analog Devices |
|
19 / 64 page ![]() AD9880 Rev. 0 | Page 19 of 64 HSYNCOUT VSYNC FILTER WINDOW EXPECTED EDGE FILTER WINDOW EQUALIZATION PULSES HSYNCIN Figure 10. Sync Processing Filter Vsync Filter and Odd/Even Fields The Vsync filter is used to eliminate spurious Vsyncs, maintain a consistent timing relationship between the Vsync and Hsync output signals, and generate the odd/even field output. The filter works by examining the placement of Vsync with respect to Hsync and, if necessary, slightly shifting it in time at the VSOUT output. The goal is to keep the Vsync and Hsync leading edges from switching at the same time, eliminating confusion as to when the first line of a frame occurs. Enabling the Vsync filter is done with Register 0x21[5]. Use of the Vsync filter is recommended for all cases, including interlaced video, and is required when using the Hsync per Vsync counter. Figure 12 illustrates even/odd field determination in two situations. FIELD 1 FIELD 0 SYNC SEPARATOR THRESHOLD FIELD 1 FIELD 0 23 2 1 44 31 HSYNCIN VSYNCIN VSYNCOUT O/E FIELD EVEN FIELD QUADRANT Figure 11. FIELD 1 FIELD 0 SYNC SEPARATOR THRESHOLD FIELD 1 FIELD 0 23 2 1 44 31 HSYNCIN VSYNCIN VSYNCOUT O/E FIELD ODD FIELD QUADRANT Figure 12. Vsync Filter—Odd/Even |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |