| 数据搜索系统,热门电子元器件搜索 |
|
AD9880/PCB 数据表(PDF) 22 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9880/PCB 数据表(HTML) 22 Page - Analog Devices |
|
22 / 64 page ![]() AD9880 Rev. 0 | Page 22 of 64 DATAIN P0 P1 P2 P5 P3 P4 P9 P6 P8 P10 P11 P7 HSIN DATACLK 8 CLOCK CYCLE DELAY DATAOUT P0 P1 P2 P3 2 CLOCK CYCLE DELAY HSOUT Figure 15. RGB ADC Timing DATAIN P0 P1 P2 P5 P3 P4 P9 P6 P8 P10 P11 P7 HSIN DATACLK 8 CLOCK CYCLE DELAY CB/CROUT B0 R0 B2 R2 YOUT Y0 Y1 Y2 Y3 2 CLOCK CYCLE DELAY 1. PIXEL AFTER HSOUT CORRESPONDS TO BLUE INPUT. 2. EVEN NUMBER OF PIXEL DELAY BETWEEN HSOUT AND DATAOUT. HSOUT Figure 16. YCrCb ADC Timing Table 10. Port Red Green Blue Bit 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 4:4:4 Red/Cr [7:0] Green/Y [7:0] Blue/Cb [7:0] 4:2:2 CbCr [7:0] Y [7:0] DDR 4:2:2 ↑ CbCr ↓ Y,Y DDR ↑ 1 G [3:0] DDR ↑ B [7:4] DDR ↑ B [3:0] DDR 4:2:2 ↑ CbCr [11:0] 4:4:4 DDR DDR ↓ R [7:0] DDR ↓ G [7:4] DDR 4:2:2 ↓ Y,Y [11:0] 4:2:2-12 CbCr [11:0] Y [11:0] 1 Arrows in the table indicate clock edge. Rising edge of clock = ↑, falling edge = ↓. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |