数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CD74ACT112 数据表(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
部件名 CD74ACT112
功能描述  Dual j-k Flip-Flop with Set and Reset
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CD74ACT112 数据表(HTML) 1 Page - Texas Instruments

  CD74ACT112 Datasheet HTML 1Page - Texas Instruments CD74ACT112 Datasheet HTML 2Page - Texas Instruments CD74ACT112 Datasheet HTML 3Page - Texas Instruments CD74ACT112 Datasheet HTML 4Page - Texas Instruments CD74ACT112 Datasheet HTML 5Page - Texas Instruments CD74ACT112 Datasheet HTML 6Page - Texas Instruments CD74ACT112 Datasheet HTML 7Page - Texas Instruments CD74ACT112 Datasheet HTML 8Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
CD54AC109, CD74AC109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS326 – JANUARY 2003
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D AC Types Feature 1.5-V to 5.5-V Operation
and Balanced Noise Immunity at 30% of the
Supply Voltage
D Speed of Bipolar F, AS, and S, With
Significantly Reduced Power Consumption
D Balanced Propagation Delays
D ±24-mA Output Drive Current
– Fanout to 15 F Devices
D SCR-Latchup-Resistant CMOS Process and
Circuit Design
D Exceeds 2-kV ESD Protection Per
MIL-STD-883, Method 3015
description/ordering information
The ’AC109 devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset
(PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE
and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to
the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and
is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs
can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle
flip-flops by grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – E
Tube
CD74AC109E
CD74AC109E
–55
°C to 125°C
SOIC – M
Tape and reel
CD74AC109M96
AC109M
CDIP – F
Tube
CD54AC109F3A
CD54AC109F3A
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
CD54AC109 ...F PACKAGE
CD74AC109 ...E OR M PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1CLR
1J
1K
1CLK
1PRE
1Q
1Q
GND
VCC
2CLR
2J
2K
2CLK
2PRE
2Q
2Q
Copyright
 2003, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.


类似零件编号 - CD74ACT112

制造商部件名数据表功能描述
logo
Texas Instruments
CD74ACT112 TI-CD74ACT112 Datasheet
546Kb / 13P
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74ACT112 TI2-CD74ACT112 Datasheet
323Kb / 12P
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
JANUARY 2003
CD74ACT112M TI-CD74ACT112M Datasheet
546Kb / 13P
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74ACT112M TI2-CD74ACT112M Datasheet
323Kb / 12P
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
JANUARY 2003
CD74ACT112M96 TI-CD74ACT112M96 Datasheet
546Kb / 13P
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

类似说明 - CD74ACT112

制造商部件名数据表功能描述
logo
System Logic Semiconduc...
SL74HC109 SLS-SL74HC109 Datasheet
47Kb / 5P
Dual J-K Flip-Flop with Set and Reset
SL74HC112 SLS-SL74HC112 Datasheet
49Kb / 6P
Dual J-K Flip-Flop with Set and Reset
logo
Intersil Corporation
CD54AC109 INTERSIL-CD54AC109 Datasheet
10Kb / 1P
Dual J-K Flip-Flop with Set and Reset
June 1997
CD54AC112 INTERSIL-CD54AC112 Datasheet
10Kb / 1P
Dual “J-K” Flip-Flop with Set and Reset
June 1997
logo
Integral Corp.
IN74HCT109 INTEGRAL-IN74HCT109 Datasheet
144Kb / 5P
DUAL J-K FLIP-FLOP WITH SET AND RESET
IN74ACT109 INTEGRAL-IN74ACT109 Datasheet
183Kb / 5P
DUAL J-K FLIP-FLOP WITH SET AND RESET
IN74ACT112 INTEGRAL-IN74ACT112 Datasheet
202Kb / 5P
DUAL J-K FLIP-FLOP WITH SET AND RESET
logo
List of Unclassifed Man...
GD74HCT113 ETC1-GD74HCT113 Datasheet
256Kb / 6P
DUAL J-K FLIP-FLOP WITH SET AND RESET
GD74HCT76 ETC1-GD74HCT76 Datasheet
274Kb / 6P
DUAL J-K FLIP-FLOP WITH SET AND RESET & CLEAR
logo
ON Semiconductor
MC74HC112 ONSEMI-MC74HC112_13 Datasheet
138Kb / 7P
Dual J-K Flip-Flop with Set and Reset
May, 2013 ??Rev. 8
More results


Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com