PLUS16R4DA datasheet(14/16 Pages) PHILIPS

14 / 16 page

Philips Semiconductors Programmable Logic Devices

Product specification

PLUS16R8D/-7 SERIES

PAL devices

16L8, 16R8, 16R6, 16R4

September 10, 1993

OUTPUT REGISTER PRELOAD

VOH

REGISTERED I/O

INPUT

OUTPUT

VOL

VIH

VIL

VIHH

VIL

VIH

VIL

PIN 1 CLOCK

PIN 11 OE

tsu

NOTE:

td = tsu = tw = 100ns to 1000ns.

VIHH = 10.25V to 10.75V.

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step

through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

Step 1.

With VCC at 5V and Pin 1 at VIL, raise Pin 11 to VIHH.

Step 2.

Apply either VIL or VIH to the output corresponding to the register to be preloaded.

Step 3.

Pulse Pin 1, clocking in preload data.

Step 4.

Remove output voltage, then lower Pin 11 to VIL. Preload can be verified by observing the voltage level at the output pin.

Pin number references for DIP package.

PLUS16R4DA 数据表(PDF) 14 Page - NXP Semiconductors

PLUS16R4DA 数据表(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载