数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

UPD78P9014CT 数据表(PDF) 21 Page - Renesas Technology Corp

部件名 UPD78P9014CT
功能描述  MOS INTEGRATED CIRCUIT
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

UPD78P9014CT 数据表(HTML) 21 Page - Renesas Technology Corp

Back Button UPD78P9014CT Datasheet HTML 17Page - Renesas Technology Corp UPD78P9014CT Datasheet HTML 18Page - Renesas Technology Corp UPD78P9014CT Datasheet HTML 19Page - Renesas Technology Corp UPD78P9014CT Datasheet HTML 20Page - Renesas Technology Corp UPD78P9014CT Datasheet HTML 21Page - Renesas Technology Corp UPD78P9014CT Datasheet HTML 22Page - Renesas Technology Corp UPD78P9014CT Datasheet HTML 23Page - Renesas Technology Corp UPD78P9014CT Datasheet HTML 24Page - Renesas Technology Corp UPD78P9014CT Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 50 page
background image
µPD78P9014
19
Mnemonic
Operand
Bytes
Clock
Operation
Flags
ZAC CY
BC
$saddr16
2
6
PC
← PC + 2 + jdisp8 if CY = 1
BNC
$addr16
2
6
PC
← PC + 2 + jdisp8 if CY = 0
BZ
$addr16
2
6
PC
← PC + 2 + jdisp8 if Z = 1
BNZ
$addr16
2
6
PC
← PC + 2 + jdisp8 if Z = 0
BT
saddr. bit, $addr16
4
10
PC
← PC + 4 + jdisp8
if (saddr. bit) = 1
sfr. bit, $addr16
4
10
PC
← PC + 4 + jdisp8 if sfr. bit = 1
A. bit, $addr16
3
8
PC
← PC + 3 + jdisp8 if A. bit = 1
PSW. bit, $addr16
4
10
PC
← PC + 4 + jdisp8 if PSW. bit = 1
BF
saddr. bit, $addr16
4
10
PC
← PC + 4 + jdisp8
if (saddr. bit) = 0
sfr. bit, $addr16
4
10
PC
← PC + 4 + jdisp8 if sfr. bit = 0
A. bit, $addr16
3
8
PC
← PC + 3 + jdisp8 if A. bit = 0
PSW. bit, $addr16
4
10
PC
← PC + 4 + jdisp8 if PSW. bit = 0
DBNZ
B, $addr16
2
6
B
← B – 1, then
PC
← PC + 2 + jdisp8 if B ≠ 0
C, $addr16
2
6
C
← C – 1, then
PC
← PC + 2 + jdisp8 if C ≠ 0
saddr, $addr16
3
8
(saddr)
← (saddr) – 1, then
PC
← PC + 3 + jdisp8 if (saddr) ≠ 0
NOP
1
2
No Operation
EI
3
6
IE
← 1 (Enable Interrupt)
DI
3
6
IE
← 0 (Disable Interrupt)
HALT
1
2
Set HALT Mode
STOP
1
2
Set STOP Mode
Remark One instruction clock cycle is one cycle of the CPU clock (fCPU) selected by the processor clock control
register (PCC).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com