数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HY5V26CSF-8 数据表(PDF) 7 Page - Hynix Semiconductor

部件名 HY5V26CSF-8
功能描述  4 Banks x 2M x 16bits Synchronous DRAM
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

HY5V26CSF-8 数据表(HTML) 7 Page - Hynix Semiconductor

Back Button HY5V26CSF-8 Datasheet HTML 3Page - Hynix Semiconductor HY5V26CSF-8 Datasheet HTML 4Page - Hynix Semiconductor HY5V26CSF-8 Datasheet HTML 5Page - Hynix Semiconductor HY5V26CSF-8 Datasheet HTML 6Page - Hynix Semiconductor HY5V26CSF-8 Datasheet HTML 7Page - Hynix Semiconductor HY5V26CSF-8 Datasheet HTML 8Page - Hynix Semiconductor HY5V26CSF-8 Datasheet HTML 9Page - Hynix Semiconductor HY5V26CSF-8 Datasheet HTML 10Page - Hynix Semiconductor HY5V26CSF-8 Datasheet HTML 11Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
HY5V26C(L/S)F
Rev. 0.9/Jul. 02
7
DC CHARACTERISTICS II (TA=0 to 70°C, VDD=3.3±0.3V, VSS=0V)
Note :
1.IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open
2.Min. of tRRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II
3.HY5V26CF-6/K/H/8/P/S
4.HY5V26CLF-6/K/H/8/P/S
5.HY5V26CSF-6/K/H/8/P/S
Parameter
Symbol
Test Condition
Speed
Unit
Note
-6
-K
-H
-8
-P
-S
Operating Current
IDD1
Burst length=1, One bank active
tRC
≥ tRC(min), IOL=0mA
130
120
120
120
110
110
mA
1
Precharge Standby Current
in Power Down Mode
IDD2P
CKE
≤ VIL(max), tCK = 15ns
2
mA
IDD2PS
CKE
≤ VIL(max), tCK =
1
Precharge Standby Current
in Non Power Down Mode
IDD2N
CKE
≥ VIH(min), CS ≥ VIH(min), tCK = 15ns
Input signals are changed one time during
30ns. All other balls
≥ VDD-0.2V or ≤ 0.2V
15
mA
IDD2NS
CKE
≥ VIH(min), tCK =
Input signals are stable.
15
Active Standby Current
in Power Down Mode
IDD3P
CKE
≤ VIL(max), tCK = 15ns
5
mA
IDD3PS
CKE
≤ VIL(max), tCK =
5
Active Standby Current
in Non Power Down Mode
IDD3N
CKE
≥ VIH(min), CS ≥ VIH(min), tCK = 15ns
Input signals are changed one time during
30ns. All other balls
≥ VDD-0.2V or ≤ 0.2V
30
mA
IDD3NS
CKE
≥ VIH(min), tCK =
Input signals are stable.
20
Burst Mode Operating
Current
IDD4
tCK
≥ tCK(min), IOL=0mA
All banks active
CL=3
150
130
130
130
110
110
mA
1
CL=2
160
140
140
140
120
120
Auto Refresh Current
IDD5
tRRC
≥ tRRC(min), All banks active
240
220
220
200
200
200
mA
2
Self Refresh Current
IDD6
CKE
≤ 0.2V
2mA
3
800
uA
4
500
uA
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com