| 数据搜索系统,热门电子元器件搜索 |
|
HY5V26CSF-8 数据表(PDF) 1 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
HY5V26CSF-8 数据表(HTML) 1 Page - Hynix Semiconductor |
|
1 / 14 page ![]() HY5V26C(L/S)F 4 Banks x 2M x 16bits Synchronous DRAM This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits de- scribed. No patent licenses are implied. Rev. 0.9/Jul. 02 1 DESCRIPTION Preliminary The Hynix HY5V26C(L/S)F is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY5V26C(L/S)F is organized as 4banks of 2,097,152x16 HY5V26C(L/S)F is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro- nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL. Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.) FEATURES • Single 3.3 ±0.3V power supply • All device balls are compatible with LVTTL interface • 54Ball FBGA (10.5mm x 8.3mm) • All inputs and outputs referenced to positive edge of system clock • Data mask function by UDQM or LDQM • Internal four banks operation • Auto refresh and self refresh • 4096 refresh cycles / 64ms • Programmable Burst Length and Burst Type - 1, 2, 4, 8 or Full page for Sequential Burst - 1, 2, 4 or 8 for Interleave Burst • Programmable CAS Latency ; 2, 3 Clocks ORDERING INFORMATION Part No. Clock Frequency Power Organization Interface Package HY5V26CF-6 166MHz Normal 4Banks x 2Mbits x16 LVTTL 54ball FBGA HY5V26CF-K 133MHz HY5V26CF-H 133MHz HY5V26CF-8 125MHz HY5V26CF-P 100MHz HY5V26CF-S 100MHz HY5V26C(L/S)F-6 166MHz Low power HY5V26C(L/S)F-K 133MHz HY5V26C(L/S)F-H 133MHz HY5V26C(L/S)F-8 125MHz HY5V26C(L/S)F-P 100MHz HY5V26C(L/S)F-S 100MHz |
类似零件编号 - HY5V26CSF-8 |
|
类似说明 - HY5V26CSF-8 |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |