| 数据搜索系统,热门电子元器件搜索 |
|
UPD78323LP 数据表(PDF) 39 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD78323LP 数据表(HTML) 39 Page - Renesas Technology Corp |
|
39 / 88 page ![]() 37 µPD78323, 78324 3.8 A/D CONVERTER The µPD78324 incorporates a high-speed, high-resolution 10-bit analog/digital (A/D) converter. This A/D converter is equipped with eight analog inputs (AN0 to AN7) and A/D conversion result register (ADCR) which holds the conversion results. Upon termination of conversion, the interrupt which can start the macro service is generated. Figure 3-5. A/D Converter Block Diagram 3.9 SERIAL INTERFACE The µPD78324 is equipped with the following two independent channels for the serial interface function. Asynchronous serial interface Clock synchronous serial interface • 3-wire serial I/O mode • Serial bus interface mode (SBI mode) Since the µPD78324 incorporates a baud rate generator, it can set any serial transfer rate irrespective of the operating frequency. The baud rate generator functions for the 2-channel serial interface. The serial transfer rate can be selected from 75 bps to 19.2 Kbps by setting the mode register. AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 ADM (8) Internal Bus 8 Sample & Hold Circuit Comparator SAR (10) D/A Converter ADCR (10) 10 Internal Bus AVREF AVSS 10 10 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |