数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M95010-R 数据表(PDF) 13 Page - STMicroelectronics

部件名 M95010-R
功能描述  4 Kbit, 2 Kbit and 1 Kbit Serial SPI bus EEPROM with high speed Clock
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M95010-R 数据表(HTML) 13 Page - STMicroelectronics

Back Button M95010-R Datasheet HTML 9Page - STMicroelectronics M95010-R Datasheet HTML 10Page - STMicroelectronics M95010-R Datasheet HTML 11Page - STMicroelectronics M95010-R Datasheet HTML 12Page - STMicroelectronics M95010-R Datasheet HTML 13Page - STMicroelectronics M95010-R Datasheet HTML 14Page - STMicroelectronics M95010-R Datasheet HTML 15Page - STMicroelectronics M95010-R Datasheet HTML 16Page - STMicroelectronics M95010-R Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 42 page
background image
M95040, M95020, M95010
Operating features
13/42
4
Operating features
4.1
Hold Condition
The Hold (HOLD) signal is used to pause any serial communications with the device without
resetting the clocking sequence.
During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data
Input (D) and Serial Clock (C) are Don’t Care.
To enter the Hold condition, the device must be selected, with Chip Select (S) Low.
Normally, the device is kept selected, for the whole duration of the Hold condition.
Deselecting the device while it is in the Hold condition, has the effect of resetting the state of
the device, and this mechanism can be used if it is required to reset any processes that had
been in progress.
The Hold condition starts when the Hold (HOLD) signal is driven Low at the same time as
Serial Clock (C) already being Low (as shown in Figure 5).
The Hold condition ends when the Hold (HOLD) signal is driven High at the same time as
Serial Clock (C) already being Low.
Figure 5 also shows what happens if the rising and falling edges are not timed to coincide
with Serial Clock (C) being Low.
Figure 5.
Hold Condition activation
4.2
Status Register
Figure 6 shows the position of the Status Register in the control logic of the device. This
register contains a number of control bits and status bits, as shown in Table 5. For a detailed
description of the Status Register bits, see Section 6.3: Read Status Register (RDSR).
AI02029D
HOLD
C
Hold
Condition
Hold
Condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com