STR73XF datasheet(23/53 Pages) STMICROELECTRONICS

23 / 53 page

STR73xF

Electrical parameters

23/53

3.2

Absolute maximum ratings

Stresses above those listed as “absolute maximum ratings” may cause permanent damage

to the device. This is a stress rating only and functional operation of the device under these

conditions is not implied. Exposure to maximum rating conditions for extended periods may

affect device reliability

All 5V power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external 5V

supply

IINJ(PIN) must never be exceeded. This is implicitly insured if VIN maximum is respected. If VIN maximum

cannot be respected, the injection current must be limited externally to the IINJ(PIN) value. A positive

injection is induced by VIN>VDD while a negative injection is induced by VIN<VSS.

Negative injection disturbs the analog performance of the device. See note in Section 3.3.6: 10-bit ADC

characteristics on page 44.

When several inputs are submitted to a current injection, the maximum

ΣI

INJ(PIN) is the absolute sum of the

positive and negative injected currents (instantaneous values). These results are based on

characterization with

ΣIINJ(PIN) maximum current injection on four I/O port pins of the device.

5.) In 144-pin devices, only +10mA on P0.3, P1.13, P3.6 and P4.13 pins (negative injection not allowed).

Table 4.

Voltage characteristics

Symbol

Ratings

Min

Max

Unit

VDD - VSS

External 5V Supply voltage

-0.3

6.0

VSSA

Reference ground for A/D converter

VSS

VDDA- VSSA

Reference voltage for A/D converter

-0.3

VDD+0.3

VIN

Input voltage on any pin

-0.3

VDD+0.3

∆VDDx|

Variations between different 5V

power pins

-0.3

|VSSX - VSS|

Variations between all the different

ground pins

-0.3

VESD(HBM)

Electro-static discharge voltage

(Human Body Model)

see : Absolute Maximum Ratings

(Electrical Sensitivity) on

page 37

VESD(MM)

Electro-static discharge voltage

(Machine Model)

Table 5.

Current characteristics

Symbol

Ratings

Max.

Unit

IVDD

Total current into VDD power lines (source)

100

IVSS

Total current out of VSS ground lines (sink)

100

IIO

Output current sunk by any I/O and control pin

Output current source by any I/O and control pin

IINJ(PIN)

2) & 3)

Injected current on any other pin 4) &5)

±10

ΣIINJ(PIN) 2)

Total injected current (sum of all I/O and control pins) 4)

±75

STR73XF 数据表(PDF) 23 Page - STMicroelectronics

STR73XF 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

数据表下载

链接网址

STR73XF 数据表(PDF) 23 Page - STMicroelectronics

STR73XF 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

数据表 下载

链接网址

数据表下载