NAND04GA3C2A datasheet(20/51 Pages) STMICROELECTRONICS

20 / 51 page

6 Device operations

NAND04GA3C2A, NAND04GW3C2A

20/51

Figure 6.

Random Data Output

6.4

Cache Read

The Cache Read operation is used to improve the read throughput by reading data using

the Cache Register. As soon as the user starts to read one page, the device automatically

loads the next page into the Cache Register.

An Cache Read operation consists of three steps (see Table 8):

One bus cycle is required to setup the Cache Read command (the same as the

standard Read command).

Five bus cycles are then required to input the Start Address (refer to Table 6).

One bus cycle is required to issue the Cache Read confirm command to start the P/E/R

Controller.

The Start Address must be at the beginning of a page (Column Address = 000h, see Table

7.). This allows the data to be output uninterrupted after the latency time (tBLBH1), see

Figure 7.

I/O

Address

Inputs

ai08658b

Data Output

Busy

tBLBH1

(Read Busy time)

000h

Cmd

Code

30h

Address

Inputs

Data Output

05h

E0h

5 Add cycles

Main Area

Spare

Area

Col Add 1,2

Row Add 1,2,3

Cmd

Code

Cmd

Code

Cmd

Code

2Add cycles

Main Area

Spare

Area

Col Add 1,2

NAND04GA3C2A 数据表(PDF) 20 Page - STMicroelectronics

NAND04GA3C2A 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表下载

链接网址

NAND04GA3C2A 数据表(PDF) 20 Page - STMicroelectronics

NAND04GA3C2A 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表 下载

链接网址

数据表下载