| 数据搜索系统,热门电子元器件搜索 |
|
PSD835G2 数据表(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD835G2 数据表(HTML) 13 Page - STMicroelectronics |
|
13 / 102 page ![]() 13/102 PSD835G2 PD3 2 I/O CMOS or Open Drain PD3 pin of Port D. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Input to the PLDs. PE0 71 I/O CMOS or Open Drain PE0 pin of Port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TMS input for JTAG/ISP interface. PE1 72 I/O CMOS or Open Drain PE1 pin of Port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TCK input for JTAG/ISP interface (Schmidt Trigger). PE2 73 I/O CMOS or Open Drain PE2 pin of Port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TDI input for JTAG/ISP interface. PE3 74 I/O CMOS or Open Drain PE3 pin of Port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TDO input for JTAG/ISP interface. PE4 75 I/O CMOS or Open Drain PE4 pin of Port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TSTAT input for the ISP interface. Ready/Busy for in-circuit Parallel Programming. PE5 76 I/O CMOS or Open Drain PE5 pin of Port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TERR active Low input for ISP interface. PE6 77 I/O CMOS or Open Drain PE6 pin of Port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. VSTBY SRAM standby voltage input for battery backup SRAM. Pin Name Pin Type Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |