数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

32G431 数据表(PDF) 39 Page - STMicroelectronics

部件名 32G431
功能描述  Arm® Cortex®-M4 32-bit MCUFPU, 170 MHz /213 DMIPS,up to 128 KB Flash, 32 KB SRAM, rich analog, math accelerator
PDF  198 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

32G431 数据表(HTML) 39 Page - STMicroelectronics

Back Button 32G431 Datasheet HTML 35Page - STMicroelectronics 32G431 Datasheet HTML 36Page - STMicroelectronics 32G431 Datasheet HTML 37Page - STMicroelectronics 32G431 Datasheet HTML 38Page - STMicroelectronics 32G431 Datasheet HTML 39Page - STMicroelectronics 32G431 Datasheet HTML 40Page - STMicroelectronics 32G431 Datasheet HTML 41Page - STMicroelectronics 32G431 Datasheet HTML 42Page - STMicroelectronics 32G431 Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 198 page
background image
DS12589 Rev 6
39/198
STM32G431x6 STM32G431x8 STM32G431xB
Functional overview
43
3.29
Universal synchronous/asynchronous receiver transmitter
(USART)
The STM32G431x6/x8/xB devices have three embedded universal synchronous receiver
transmitters (USART1, USART2 and USART3) and one universal asynchronous receiver
transmitters (UART4).
These interfaces provide asynchronous communication, IrDA SIR ENDEC support,
multiprocessor communication mode, single-wire half-duplex communication mode and
have LIN master/slave capability. They provide hardware management of the CTS and RTS
signals, and RS485 driver enable.
The USART1, USART2 and USART3 also provide a Smartcard mode (ISO 7816 compliant)
and an SPI-like communication capability.
The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO
mode is enabled by software and is disabled by default.
All USART have a clock domain independent from the CPU clock, allowing the USARTx
(x=1,2,3,4) to wake up the MCU from Stop mode. The wakeup from Stop mode can be done
on:
Start bit detection
Any received data frame
A specific programmed data frame
Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled
All USART interfaces can be served by the DMA controller.
Table 9. USART/UART/LPUART features
USART modes/features(1)
USART1 USART2 USART3
UART4 LPUART1
Hardware flow control for modem
X
X
X
X
X
Continuous communication using DMA
X
X
X
X
X
Multiprocessor communication
X
X
X
X
X
Synchronous mode
X
X
X
-
-
Smartcard mode
X
X
X
-
-
Single-wire half-duplex communication
X
X
X
X
X
IrDA SIR ENDEC block
X
X
X
X
-
LIN mode
X
X
X
X
-
Dual clock domain
X
X
X
X
X
Wakeup from Stop mode
X
X
X
X
X
Receiver timeout interrupt
X
X
X
X
-
Modbus communication
X
X
X
X
-
Auto baud rate detection
X (4 modes)
-
Driver Enable
X
X
X
X
X
LPUART/USART data length
7, 8 and 9 bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com