 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
WM8746SEDS/R 数据表(PDF) 9 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8746SEDS/R 数据表(HTML) 9 Page - Wolfson Microelectronics plc |
|
|
9 / 32 page  WM8746 Production Data w March 2006, PD Rev 4.0 9 DIGITAL CONTROL INTERFACE ML/I2S MC/IWL MD/DM t MLL t DHO t DSU t MLH t MCY t MCH t MCL t SCS LSB t CSS Figure 3 Control Interface Input Timing: 3-Wire Serial Control Mode Test Conditions AVDD = DVDD = 5V, AGND = GR = DGND = 0V, TA = +25 oC, fs = 48kHz, SCKI = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Program Register Input Information MC/IWL rising edge to ML/I2S rising edge tSCS 20 ns MC/IWL pulse cycle time tMCY 80 ns MC/IWL pulse width low tMCL 30 ns MC/IWL pulse width high tMCH 30 ns MD/DM to MC/IWL set-up time tDSU 20 ns MC/IWL to MD/DM hold time tDHO 20 ns ML/I2S pulse width low tMLL 20 ns ML/I2S pulse width high tMLH 20 ns ML/I2S rising to MC/IWL rising tCSS 20 ns Table 3 Control Interface Input Timing Information: 3-Wire Serial Control Mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
