AT89C5132-ROTIL datasheet(99/181 Pages) ATMEL

99 / 181 page

4173D–USB–02/06

AT89C5132

MMCON2 (S:E6h) – MMC Control Register 2

Reset Value = 0000 0000b

Table 81. MMSTA Register

MMSTA (S:DEh Read Only) – MMC Control and Status Register

543

210

MMCEN

DCR

CCR

DATD1

DATD0

FLOWC

Bit

Number

Bit

Mnemonic

Description

MMCEN

MMC Clock Enable Bit

Set to enable the MCLK clocks and activate the MMC controller.

Clear to disable the MMC clocks and freeze the MMC controller.

6DCR

Data Controller Reset Bit

Set and clear to reset the data line controller in case of transfer abort.

5CCR

Command Controller Reset Bit

Set and clear to reset the command line controller in case of transfer abort.

4 - 3

Reserved

The values read from these Bits are always 0. Do not set these Bits.

2 - 1

DATD1:0

Data Transmission Delay Bits

Used to delay the data transmission after a response from 3 MMC clock periods

(all Bits cleared) to 9 MMC clock periods (all Bits set) by step of 2 MMC clock

periods.

0FLOWC

MMC Flow Control Bit

Set to enable the flow control during data transfers.

Clear to disable the flow control during data transfers.

543

210

CBUSY

CRC16S

DATFS

CRC7S

RESPFS

CFLCK

Bit

Number

Bit

Mnemonic

Description

7 - 6

Reserved

The values read from these Bits are always 0. Do not set these Bits.

CBUSY

Card Busy Flag

Set by hardware when the card sends a busy state on the data line.

Cleared by hardware when the card no more sends a busy state on the data line.

AT89C5132-ROTIL 数据表(PDF) 99 Page - ATMEL Corporation

AT89C5132-ROTIL 数据表(HTML) 99 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载