数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9012S 数据表(PDF) 20 Page - ESS Technology,Inc

部件名 ES9012S
功能描述  Reference 32-bit Audio DAC Datasheet
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9012S 数据表(HTML) 20 Page - ESS Technology,Inc

Back Button ES9012S Datasheet HTML 16Page - ESS Technology,Inc ES9012S Datasheet HTML 17Page - ESS Technology,Inc ES9012S Datasheet HTML 18Page - ESS Technology,Inc ES9012S Datasheet HTML 19Page - ESS Technology,Inc ES9012S Datasheet HTML 20Page - ESS Technology,Inc ES9012S Datasheet HTML 21Page - ESS Technology,Inc ES9012S Datasheet HTML 22Page - ESS Technology,Inc ES9012S Datasheet HTML 23Page - ESS Technology,Inc ES9012S Datasheet HTML 24Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 35 page
background image
Sabre32 Reference Datasheet
CONFIDENTIAL ADVANCE
INFORMATION Rev. 1.2
February 11, 2010
www.esstech.com
20
Vista™
High Definition
Vista™
High Definition
Register 31-28: DPLL_NUM
This is a read-only 32bit value that can be used to calculate the sample rate. The sample rate can be
calculated using: Fin = (DPLL_NUM * Fcrystal) / 2
32 . F
in must be divided by 64 for I
2S data. Reg 31 are the
MSB’s, Reg 28 are the LSB’s
Register #37
(default = 8’b00000000)
[7:6]
RESERVED
[5]
stage1_prog_coeff_enabled
1'b1 => The stage 1 interpolating FIR filter will use the downloaded (custom) coefficients.
1'b0 => The stage 1 interpolating FIR filter will use the built-in coefficients.
[4]
stage1_programming_enabled
1'b1 => The stage 1 coefficients are set for writing. This bit must be enabled prior to
programming the stage 1 FIR coefficients.
1'b0 => The stage 1 coefficients are not set for writing.
[3:2]
RESERVED
[1]
stage2_prog_coeff_enabled
1'b1 => The stage 2 FIR filter will use the downloaded (custom) coefficients.
1'b0 => The stage 2 FIR filter will use the built-in coefficients.
[0]
stage2_programming_enabled |
1'b1 => The stage 2 coefficients are set for writing. This bit must be enabled prior to
programming the stage 2 FIR coefficients.
1'b0 => The stage 2 coefficients are not set for writing.
Register #41-38: Stage 1 FIR Coefficients
These 32 bits are used for writing the stage 1 FIR coefficients. See the programming section for more
information. Reg 41 are the MSB’s, Reg 38 are the LSB’s
Register #45-42: Stage 2 FIR Coefficients
These 32 bits are used for writing the stage 2 FIR coefficients. See the programming section for more
information. Reg 45 are the MSB’s, Reg 42 are the LSB’s
Register #71-48: SPDIF Channel Status Data
These registers allow read back of the SPDIF channel status. The status definition is different for the
consumer configuration (Table 7) and professional configuration (Table 8)
Reg 71 are the MSB’s, Reg 48 are the LSB’s Format is [191:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com