数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VC0736 数据表(PDF) 21 Page - NEXTCHIP Co,Ltd

部件名 VC0736
功能描述  4-CH AHD2.0 RX and 9-CH Audio Codec
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NEXTCHIP [NEXTCHIP Co,Ltd]
网页  https://www.nextchip.com/en/
标志 NEXTCHIP - NEXTCHIP Co,Ltd

VC0736 数据表(HTML) 21 Page - NEXTCHIP Co,Ltd

Back Button VC0736 Datasheet HTML 17Page - NEXTCHIP Co,Ltd VC0736 Datasheet HTML 18Page - NEXTCHIP Co,Ltd VC0736 Datasheet HTML 19Page - NEXTCHIP Co,Ltd VC0736 Datasheet HTML 20Page - NEXTCHIP Co,Ltd VC0736 Datasheet HTML 21Page - NEXTCHIP Co,Ltd VC0736 Datasheet HTML 22Page - NEXTCHIP Co,Ltd VC0736 Datasheet HTML 23Page - NEXTCHIP Co,Ltd VC0736 Datasheet HTML 24Page - NEXTCHIP Co,Ltd VC0736 Datasheet HTML 25Page - NEXTCHIP Co,Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 127 page
background image
NVP6124
Data sheet
02.11.2015 (REV 0.2)
19/125
4-CH AHD2.0 RX and 9-CH Audio Codec
2.10. Output Mode
The NVP6124 output to the back-end devices whether transferring a channel by a port or 2/4-
channels multiplexed output by a port. It is that as much as possible multiplexed channels by a
port
’s output frequency same to sum of multiplexed video’s frequency. The NVP6124 supports
that output of 27/36/37.125/54/72/74.25/108/144/148.5MHz Data Rate.
2.10.1
Single Output Mode
Basically, a video channel output through a port. NVP6124 output 4-clocks that VCLK1,
VCLK2, VCLK3, VCLK4 and output 4-data that VDO1[7:0], VDO2[7:0], VDO3[7:0], VDO4[7].
There is timing as shown in Figure 2.12. For VCLK1, VCLK2, VCLK3 and VCLK4 phase
adjustment can be made against VDO1~VDO4 using "Clock Delay Control" Register.
- (VCLK_x_SEL, 0xCC~CF[6:4], Control of Output Clock)
- (VCLK_x_DLY_SEL, 0xCC~CF[3:0], Control of Phase in Output Clock)
- (CH_OUT_SELx, 0xC8, 0xC9, Control how many multiplexed channel in a port)
Muxing
data of CH1
data of mixed CH1,2
data of mixed CH1,2,3,4
0
2
8
CHx_OUT_SEL
VDOx
ch1~4
ch1
time
multiplexer
VDOx
CHx_OUT_SEL
VCLK0x
VPORTx_SEQx
Muxing
ch1~4
ch2
Muxing
ch1~4
ch3
Muxing
ch1~4
ch4
Channel 1 data @ 27MHz
/ 36MHz
/ 37.125MHz
/ 74.25MHz(AHD)
/ 148.5MHz(AFHD)
CH1-a
CH1-b
All Port
(VDO1~VDO4)
27/36/37.125/74.25/148.5MHz Clock
(VCLK1~VCLK4)
Figure 2.12. Block Diagram of Single-Channel Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com