AM29PDL640G datasheet(36/61 Pages) AMD

36 / 61 page

Am29PDL640G

December 13, 2005

D A TA SH EE T

Command Definitions Tables

Legend:

BA = Address of bank switching to autoselect mode, bypass mode, or

erase operation. Determined by A21:A19, see Tables 4 and 5 for more

detail.

PA = Program Address (A21:A0). Addresses latch on falling edge of

WE# or CE# pulse, whichever happens later.

PD = Program Data (DQ15:DQ0) written to location PA. Data latches

on rising edge of WE# or CE# pulse, whichever happens first.

RA = Read Address (A21:A0).

RD = Read Data (DQ15:DQ0) from location RA.

SA = Sector Address (A21:A12) for verifying (in autoselect mode) or

erasing.

WD = Write Data. See “Configuration Register” definition for specific

write data. Data latched on rising edge of WE#.

X = Don’t care

Notes:

See Table 1 for description of bus operations.

All values are in hexadecimal.

Shaded cells in table denote read cycles. All other cycles are

write operations.

During unlock and command cycles, when lower address bits are

555 or 2AAh as shown in table, address bits higher than A11

(except where BA is required) and data bits higher than DQ7 are

don’t cares.

No unlock or command cycles required when bank is reading

array data.

The Reset command is required to return to reading array (or to

erase-suspend-read mode if previously in Erase Suspend) when

bank is in autoselect mode, or if DQ5 goes high (while bank is

providing status information).

Fourth cycle of autoselect command sequence is a read cycle.

System must provide bank address to obtain manufacturer ID or

device ID information. See Autoselect Command Sequence

section for more information.

The data is 80h for factory locked and 00h for not factory locked.

The data is 00h for an unprotected sector group and 01h for a

protected sector group.

10. Device ID must be read across cycles 4, 5, and 6.

11. System may read and program in non-erasing sectors, or enter

autoselect mode, when in Program/Erase Suspend mode.

Program/Erase Suspend command is valid only during a sector

erase operation, and requires bank address.

12. Program/Erase Resume command is valid only during Erase

Suspend mode, and requires bank address.

13. Command is valid when device is ready to read array data or

when device is in autoselect mode.

14. WP#/ACC must be at VID during the entire operation of command.

15. Unlock Bypass Entry command is required prior to any Unlock

Bypass operation. Unlock Bypass Reset command is required to

return to the reading array.

Table 14.

Memory Array Command Definitions

Command (Notes)

Bus Cycles (Notes 1–4)

Addr Data Addr Data

Addr

Data

Addr

Data

Addr

Data

Addr

Data

Read (5)

Reset (6)

XXX

Autoselect

(Note 7)

Manufacturer ID

555

2AA

(BA) 555

(BA)X00

Device ID (10)

555

2AA

(BA) 555

(BA)X01

(BA)X0E

(BA)X0F

SecSi Sector Factory

Protect (8)

555

2AA

(BA) 555

X03

(see

note 8)

Sector Group Protect

Verify (9)

555

2AA

(BA) 555

(SA)X02

XX00/

XX01

Program

555

2AA

555

Chip Erase

555

2AA

555

2AA

555

Sector Erase

555

2AA

555

2AA

Program/Erase Suspend (11)

Program/Erase Resume (12)

CFI Query (13)

Accelerated Program (14)

Unlock Bypass Entry (15)

555

2AA

555

Unlock Bypass Program (15)

Unlock Bypass Erase (15)

Unlock Bypass CFI (13, 15)

Unlock Bypass Reset (15)

AM29PDL640G 数据表(PDF) 36 Page - Advanced Micro Devices

AM29PDL640G 数据表(HTML) 36 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载

链接网址

AM29PDL640G 数据表(PDF) 36 Page - Advanced Micro Devices

AM29PDL640G 数据表(HTML) 36 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表 下载

链接网址

数据表下载