 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
IMX7DCEC 数据表(PDF) 96 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7DCEC 数据表(HTML) 96 Page - NXP Semiconductors |
|
|
96 / 161 page  Electrical characteristics i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023 NXP Semiconductors 96 4.10.6 LCD controller (LCDIF) timing parameters Figure 60 shows the LCDIF timing and Table yy lists the timing parameters. Figure 60. LCD timing 4.10.7 Parallel CMOS sensor interface (CSI) timing parameters 4.10.7.1 Gated clock mode timing Figure 61 and Figure 62 shows the gated clock mode timings for CSI, and Table 74 describes the timing parameters (P1–P7) shown in the figures. A frame starts with a rising/falling edge on CSI_VSYNC Table 73. LCD timing parameters ID Parameter Symbol Min Max Unit L1 LCD pixel clock frequency tCLK(LCD) - 150 MHz L2 LCD pixel clock high (falling edge capture) tCLKH(LCD) 3 - ns L3 LCD pixel clock low (rising edge capture) tCLKL(LCD) 3 - ns L4 LCD pixel clock high to data valid (falling edge capture) td(CLKH-DV) -1 1 ns L5 LCD pixel clock low to data valid (rising edge capture) td(CLKL-DV) -1 1 ns L6 LCD pixel clock high to control signals valid (falling edge capture) td(CLKH-CTRLV) -1 1 ns L7 LCD pixel clock low to control signals valid (rising edge capture) td(CLKL-CTRLV) -1 1 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
