P82C150AHT datasheet(10/36 Pages) PHILIPS

10 / 36 page

1996 Jun 19

Philips Semiconductors

Preliminary speciﬁcation

CAN Serial Linked I/O device (SLIO) with

digital and analog port functions

P82C150

7.2.1

DATA INPUT REGISTER (ADDRESS 0)

This read only register contains the states of port pins

P15 to P0 which are transmitted on request, or

automatically by change of one of the input levels,

provided that the respective input is configured to event

capture mode (see Table 3). When an edge is detected

the port state is loaded into the transmit buffer after the

Control Field of the triggered message is sent. Therefore a

delay for input settling is provided. If between edge

detection and transmission of the data input register

another input signal change at the input port occurs, the

corresponding data input register bit is overwritten by the

current input port value. Additionally the register content is

sent automatically after wake-up or bus mode change,

once the bit time has been calibrated (part of the ‘sign-on’

message).

7.2.2

POSITIVE EDGE REGISTER (ADDRESS 1)

This write only register contains configuration information

per port pin for the event capture facility.

The corresponding PE-bit (see Table 3) has to be set to

logic 1 to enable capturing of the rising edge.

7.2.3

NEGATIVE EDGE REGISTER (ADDRESS 2)

This write only register contains configuration information

per port pin for the event capture facility.

The corresponding NE-bit (see Table 3) has to be set to

logic 1 to enable capturing of the falling edge.

The combination of PE and NE functions is possible.

7.2.4

DATA OUTPUT REGISTER (ADDRESS 3)

This write only register contains the output data for the port

pins. The output drivers are bitwise enabled by OE

(see Section 7.2.5). New data for the output port register

are processed and written to the output ports directly after

the corresponding CAN message to the P82C150 is

successfully checked and becomes valid.

7.2.5

OUTPUT ENABLE REGISTER (ADDRESS 4)

This write only register controls the output drivers of the

port pins. The corresponding Output Enable Register bit

has to be set to logic 1 to enable an output driver. If set to

logic 0, the corresponding output driver is disabled

(floating; see Fig.7).

Table 3

Programming of the I/O registers to event capture on edge or to digital output

X = don’ t care; n=0to15.

FUNCTION

POSITIVE EDGE

(BITS PEn)

NEGATIVE EDGE

(BITS NEn)

OUTPUT ENABLE

(BITS OEn)

Digital output

Digital input

Polling

Event capture on edge

Rising

Falling

Rising and Falling

P82C150AHT 数据表(PDF) 10 Page - NXP Semiconductors

P82C150AHT 数据表(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载