数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P82C150AHT 数据表(PDF) 19 Page - NXP Semiconductors

部件名 P82C150AHT
功能描述  CAN Serial Linked I/O device SLIO with digital and analog port functions
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

P82C150AHT 数据表(HTML) 19 Page - NXP Semiconductors

Back Button P82C150AHT Datasheet HTML 15Page - NXP Semiconductors P82C150AHT Datasheet HTML 16Page - NXP Semiconductors P82C150AHT Datasheet HTML 17Page - NXP Semiconductors P82C150AHT Datasheet HTML 18Page - NXP Semiconductors P82C150AHT Datasheet HTML 19Page - NXP Semiconductors P82C150AHT Datasheet HTML 20Page - NXP Semiconductors P82C150AHT Datasheet HTML 21Page - NXP Semiconductors P82C150AHT Datasheet HTML 22Page - NXP Semiconductors P82C150AHT Datasheet HTML 23Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 36 page
background image
1996 Jun 19
19
Philips Semiconductors
Preliminary specification
CAN Serial Linked I/O device (SLIO) with
digital and analog port functions
P82C150
7.3.7
TRANSMIT AND RECEIVE LOGIC
The transmit and receive logic stores the destuffed bit
stream which was received or is about to be transmitted.
The incoming Identifier is compared with that of the
P82C150. The content of the message is transferred to the
port logic in case of matching.
At transmission, the message about to be sent is put
together: the Identifier, the status information, the register
address and the content of the addressed register from the
port logic.
7.3.8
BIT STREAM PROCESSOR AND ERROR
MANAGEMENT LOGIC
The Bit Stream Processor (BSP) is a sequencer to control
the data stream between the transmit/receive logic
(parallel data) and the on-chip CAN transceiver (serial
data). Reception/transmission, bit stuffing/destuffing,
arbitration and error detection, according to CAN protocol
specification version 2.0 A and B (passive), are performed.
Further, automatic re-transmission of corrupted messages
is handled by means of continuously comparing the output
bit stream with the input bit stream. Moreover, the Bit
Stream Processor provides control information to calibrate
the internal bit time.
The Error Management Logic is responsible for the
complete CAN-inherent error management.
7.3.9
OSCILLATOR AND CALIBRATION
The P82C150 contains an on-chip RC-oscillator. The bit
time is automatically calibrated by messages being
received via CAN-bus. During start-up (after wake-up or
reset) any message is used to calibrate the bit time until
the calibration is sufficient to receive messages correctly.
From this time on, the bit time is calibrated and fine-tuned
by calibration messages with a special Identifier
transmitted by the crystal-controlled host.
Only P82C150 nodes being calibrated by calibration
messages can transmit messages. The first message is
transmitted directly after entering the calibrated state
(‘sign-on’ message). Since the P82C150 is not able to
transmit as long as the bit time is not calibrated, it cannot
wake-up other CAN nodes via the bus line. Hence to keep
the network alive, the calibration message must be
transmitted regularly by a crystal-controlled (host) node
with a maximum repetition period of 8192 bit (bit length
measured by the 82C150). It is recommended to select a
repetition period between 3800 and maximum 8000 bit
times.
7.3.10
CALIBRATION MESSAGE
The calibration message has to meet the following
requirements
• Transmitted by a crystal-controlled node (host node)
• Identifier: 000 1010 1010 (1 = recessive; 0 = dominant)
• RTR bit: 0
• Allowed control field: DLC=2to8
• The first recessive to dominant transition after the
control field must be followed by another recessive to
dominant transition in a distance of exactly 32 bit (stuff
bits included).
Example of a suitable calibration message (there are
others using different data bytes; see Table 13):
• Data length code: 0010
• 1st data byte: 1010 1010 (AAH)
• 2nd data byte: 0000 0100 (04H).
Table 13 Example of a suitable calibration message
The two important 1/0 transitions are marked by underlines; see note 1.
Note
1. I = stuff bit (recessive); the total length is 67 bit from start-of-frame to end-of-intermission.
SOF
ARBITRATION FIELD
CONTROL
FIELD
DATA BYTE 1
DATA BYTE 2
CRC FIELD
0
000 1010 1010 0
000I010
1010 1010
0000I 0100
000I0 1011 1000 00I0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com