数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MT5C6401C-25L/XT 数据表(PDF) 5 Page - Austin Semiconductor

部件名 MT5C6401C-25L/XT
功能描述  64K x 1 SRAM SRAM MEMORY ARRAY
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AUSTIN [Austin Semiconductor]
网页  http://www.austinsemiconductor.com
标志 AUSTIN - Austin Semiconductor

MT5C6401C-25L/XT 数据表(HTML) 5 Page - Austin Semiconductor

  MT5C6401C-25L/XT Datasheet HTML 1Page - Austin Semiconductor MT5C6401C-25L/XT Datasheet HTML 2Page - Austin Semiconductor MT5C6401C-25L/XT Datasheet HTML 3Page - Austin Semiconductor MT5C6401C-25L/XT Datasheet HTML 4Page - Austin Semiconductor MT5C6401C-25L/XT Datasheet HTML 5Page - Austin Semiconductor MT5C6401C-25L/XT Datasheet HTML 6Page - Austin Semiconductor MT5C6401C-25L/XT Datasheet HTML 7Page - Austin Semiconductor MT5C6401C-25L/XT Datasheet HTML 8Page - Austin Semiconductor MT5C6401C-25L/XT Datasheet HTML 9Page - Austin Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
SRAM
MT5C6401
Austin Semiconductor, Inc.
MT5C6401
Rev. 1.0 8/01
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
5
AC TEST CONDITIONS
Input pulse levels ...................................... Vss to 3.0V
Input rise and fall times ......................................... 5ns
Input timing reference levels ................................ 1.5V
Output reference levels ....................................... 1.5V
Output load ................................. See Figures 1 and 2
NOTES
1.
All voltages referenced to V
SS (GND).
2.
-3V for pulse width < 20ns
3.
I
CC is dependent on output loading and cycle rates.
The specified value applies with the outputs
unloaded, and f =
1
Hz.
tRC (MIN)
4.
This parameter is sampled.
5.
Test conditions as specified with the output loading
as shown in Fig. 1 unless otherwise noted.
6.
t
HZCE
and t
HZWE
are specified with CL = 5pF as in
Fig. 2. Transition is measured ±500mV typical from steady
state voltage, allowing for actual tester RC time constant.
7.
At any given temperature and voltage condition,
t
HZCE
is less than t
LZCE
, and t
HZWE
is less than t
LZWE
.
8.
WE\ is HIGH for READ cycle.
9.
Device is continuously selected. Chip enable is held in
its active state.
10. Address valid prior to, or coincident with, latest
occurring chip enable.
11. tRC = READ Cycle Time.
12. Chip enable (CE\) and write enable (WE\) can initiate
and terminate a WRITE cycle.
Fig. 1 Output Load
Equivalent
Fig. 2 Output Load
Equivalent
DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)
123
123
123
123
1234
1234
1234
1234
DON’T CARE
UNDEFINED
LOW Vcc DATA RETENTION WAVEFORM
12345678
12345678
12345678
12345678
123
123
123
123
1234
1234
1234
1234
123456789
123456789
123456789
123456789
123
123
123
123
1234
1234
1234
1234
DATA RETENTION MODE
V
DR > 2V
4.5V
4.5V
V
DR
t
CDR
t
R
V
IH
V
IL
V
CC
CE\
5 pF
+5V
Q
255
480
+5V
Q
255
30pF
480
DESCRIPTION
SYM
MIN
MAX
UNITS
NOTES
VCC for Retention Data
VDR
2
---
V
VCC = 2V
ICCDR
---
300
µA
VCC = 3V
ICCDR
---
500
µA
Chip Deselect to Data
Retention Time
tCDR
0
---
ns
4
Operation Recovery Time
tR
tRC
---
ns
4, 11
CONDITIONS
Data Retention Current
CE\ > (VCC - 0.2V)
VIN > (VCC - 0.2V)
or < 0.2V



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com