数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PCF2116CU/10 数据表(PDF) 48 Page - NXP Semiconductors

部件名 PCF2116CU/10
功能描述  LCD controller/drivers
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCF2116CU/10 数据表(HTML) 48 Page - NXP Semiconductors

Back Button PCF2116CU/10 Datasheet HTML 44Page - NXP Semiconductors PCF2116CU/10 Datasheet HTML 45Page - NXP Semiconductors PCF2116CU/10 Datasheet HTML 46Page - NXP Semiconductors PCF2116CU/10 Datasheet HTML 47Page - NXP Semiconductors PCF2116CU/10 Datasheet HTML 48Page - NXP Semiconductors PCF2116CU/10 Datasheet HTML 49Page - NXP Semiconductors PCF2116CU/10 Datasheet HTML 50Page - NXP Semiconductors PCF2116CU/10 Datasheet HTML 51Page - NXP Semiconductors PCF2116CU/10 Datasheet HTML 52Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 64 page
background image
11
write data to DDRAM
PH_
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Ack
Writes ‘H’.
010010001
12 to 15
|
|
|
|
16
write data to DDRAM
PHILIPS_
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Ack
Writes ‘S’.
010100111
17
(optional I2C stop) I2C start + slave address for write
(as step 8)
PHILIPS_
18
control byte
PHILIPS_
Co
RS
R/W
Ack
1
0
0
X
XXXX
1
19
Return Home
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Ack
Sets DDRAM address 0 in Address Counter. (also returns
shifted display to original position. DDRAM contents
unchanged). This instruction does not update the Data Register
000000101
PHILIPS
20
control byte for read
Co
RS
R/W
Ack
DDRAM content will be read from following instructions.
The R/W has to be set to 1 while still in I2C-write mode.
0
1
1
X
XXXX
1
PHILIPS
21
I2C START
PHILIPS
22
slave address for read
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W
Ack
During the acknowledge cycle the content of the DR is loaded
into the internal I2C interface to be shifted out. In the previous
instruction neither a ‘Set address’ nor a ‘Read data’ has been
performed. Therefore the content of the DR was unknown.
011101011
PHILIPS
23
read data: 8
× SCL + master acknowledge; note 2
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Ack
8
× SCL; content loaded into interface during previous
acknowledge cycle is shifted out over SDA. MSB is DB7. During
master acknowledge content of DDRAM address 01 is loaded
into the I2C interface.
XXXXXXXX
0
PHILIPS
STEP
I2C BYTE
DISPLAY
OPERATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com