TSL27721 datasheet(39/58 Pages) OSRAM

39 / 58 page

Page 38

Datasheet, Public

Document Feedback

[v2-00] 2023-Mar-30

TSL2772 − Principles O f Operation

Configuration Register (0x0D)

The configuration register sets the proximity LED drive level,

wait long time, and ALS gain level.

Figure 39:

Configuration Register

Proximity Pulse Count Register (0x0E)

The proximity pulse count register sets the number of proximity

pulses that the LDR pin will generate during the Prox Accum

state.

Figure 40:

Proximity Pulse Count Register

Reserved

AGL

WLONG

PDL

Field

Bits

Description

Reserved

7:3

Reserved. Write as 0.

AGL

ALS gain level. When asserted, the 1x and 8x ALS gain (AGAIN) modes are scaled by

0.16. Otherwise, AGAIN is scaled by 1. Do not use with AGAIN greater than 8x.

WLONG

Wait Long. When asserted, the wait cycles are increased by a factor 12x from that

programmed in the WTIME register.

PDL

Proximity drive level. When asserted, the proximity LDR drive current is reduced by 9.

PPULSE

Field

Bits

Description

PPULSE

7:0

Proximity Pulse Count. Specifies the number of proximity pulses to be generated.

TSL27721 数据表(PDF) 39 Page - OSRAM GmbH

TSL27721 数据表(HTML) 39 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载